wm8961 Wolfson Microelectronics plc, wm8961 Datasheet - Page 23

no-image

wm8961

Manufacturer Part Number
wm8961
Description
Ultra-low Power Stereo Codec With 1w Stereo Class D Speaker Drivers And Ground Referenced Headphone Drivers
Manufacturer
Wolfson Microelectronics plc
Datasheet
w
WM8961
When the Automatic Level Control (ALC) is enabled the input PGA gains are controlled automatically
and the LINVOL and RINVOL bits should not be used.
The left and right input PGAs can be independently muted using the LINMUTE and RINMUTE register
bits.
To allow simultaneous volume updates of left and right channels, PGA gains are not altered until a 1
is written to the IPVU bit.
To prevent "zipper noise", a zero-cross function is provided, so that when enabled, volume updates
will not take place until a zero-crossing is detected. This can be enabled using the LIZC and LIZC
register bits. These bits must be written as a separate register write, before the volume setting is
applied. For example, to change the left and right volumes simultaneously, with zero cross enabled,
the sequence would be as detailed in Table 5.
It is recommended to perform a calibration of the DC Servo input channel before using the Input PGA
Zero Cross Detector.
Table 5 Simultaneous Volume update with Zero Cross
In the event of a long period without zero-crossings, a timeout function is available. When this function
is enabled (using the TOEN register bit), the volume will update automatically after a timeout. The
timeout period is set by CLK_TO_DIV[2:0] Note that SYSCLK must be running to use this function.
R0 (00h)
Left Channel
PGA
R0 (00h) Left Channel
PGA
R1 (01h) Right Channel
PGA
R0 (00h) Left Channel
PGA
R1 (01h) Right Channel
PGA
REGISTER
ADDRESS
REGISTER
8
7
6
5:0
BIT
IPVU
LINMUTE
LIZC
LINVOL
[5:0]
0bxx1x_xxxx
0bxx1x_xxxx
0b001y_yyyy
0b101y_yyyy
VALUE
LABEL
LIZC = 1: Enable Left Input PGA Zero Cross
Detector
RIZC = 1: Enable Right Input PGA Zero Cross
Detector
IPVU = 0; LINMUTE = 0; LIZC = 1; LINVOL
[5:0] = 0by_yyyy: Apply Left Input PGA volume
setting, keep Zero Cross enabled, store update.
IPVU = 1; RINMUTE = 0; RLIZC = 1; RINVOL
[5:0] = 0by_yyyy: Apply Right Input PGA volume
setting, keep Zero Cross enabled, update left and
right channel gains simultaneously.
0
1
0
011111
( 0dB )
DEFAULT
Input PGA Volume Update
0 = Store LINVOL in intermediate
latch (no gain change)
1 = Update left and right channel
gains (left = LINVOL, right =
intermediate latch)
Left Input PGA Analogue Mute
1 = Enable Mute
0 = Disable Mute
Note: IPVU must be set to un-
mute.
Left Input PGA Zero Cross
Detector. Requires separate
register write before volume
setting.
1 = Change gain on zero cross
only
0 = Change gain immediately
Left Input PGA Volume Control
111111 = +24dB
111110 = +23.25dB
. . 0.75dB steps down to
000000 = -23.25dB
COMMENT
DESCRIPTION
PP, August 2009, Rev 3.1
Pre-Production
23

Related parts for wm8961