a3p1000-1pqg208m Actel Corporation, a3p1000-1pqg208m Datasheet - Page 112

• Manufacturer Part Number: a3p1000-1pqg208m
• Description: Fpga Proasic 3 Family 1m Gates 130nm Cmos Technology 1.5v 208-pin Pqfp
• Manufacturer: Actel Corporation

Military ProASIC3/EL DC and Switching Characteristics
Table 2-165 • Input DDR Propagation Delays
Table 2-166 • Input DDR Propagation Delays
2- 98
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
F
Note:
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
F
Note:
DDRICLKQ1
DDRICLKQ2
DDRISUD1
DDRISUD2
DDRIHD1
DDRIHD2
DDRICLR2Q1
DDRICLR2Q2
DDRIREMCLR
DDRIRECCLR
DDRIWCLR
DDRICKMPWH
DDRICKMPWL
DDRICLKQ1
DDRICLKQ2
DDRISUD1
DDRISUD2
DDRIHD1
DDRIHD2
DDRICLR2Q1
DDRICLR2Q2
DDRIREMCLR
DDRIRECCLR
DDRIWCLR
DDRICKMPWH
DDRICKMPWL
DDRIMAX
DDRIMAX
For specific junction temperature and voltage supply levels, refer to
For specific junction temperature and voltage supply levels, refer to
Military-Case Conditions: T
Military-Case Conditions: T
Clock-to-Out Out_QR for Input DDR
Clock-to-Out Out_QF for Input DDR
Data Setup for Input DDR (fall)
Data Setup for Input DDR (rise)
Data Hold for Input DDR (fall)
Data Hold for Input DDR (rise)
Asynchronous Clear-to-Out Out_QR for Input DDR
Asynchronous Clear-to-Out Out_QF for Input DDR
Asynchronous Clear Removal Time for Input DDR
Asynchronous Clear Recovery Time for Input DDR
Asynchronous Clear Minimum Pulse Width for Input DDR
Clock Minimum Pulse Width HIGH for Input DDR
Clock Minimum Pulse Width LOW for Input DDR
Maximum Frequency for Input DDR
Clock-to-Out Out_QR for Input DDR
Clock-to-Out Out_QF for Input DDR
Data Setup for Input DDR (fall)
Data Setup for Input DDR (rise)
Data Hold for Input DDR (fall)
Data Hold for Input DDR (rise)
Asynchronous Clear-to-Out Out_QR for Input DDR
Asynchronous Clear-to-Out Out_QF for Input DDR
Asynchronous Clear Removal Time for Input DDR
Asynchronous Clear Recovery Time for Input DDR
Asynchronous Clear Minimum Pulse Width for Input DDR
Clock Minimum Pulse Width HIGH for Input DDR
Clock Minimum Pulse Width LOW for Input DDR
Maximum Frequency for Input DDR
J
J
= 125°C, VCC = 1.425 V for any A3PE600L/A3PE3000L
= 125°C, Worst-Case VCC = 1.425 V for A3P1000
Description
Description
R e visio n 0
Table 2-5 on page 2-8
Table 2-6 on page 2-8
0.29
0.41
0.30
0.26
0.00
0.00
0.49
0.60
0.00
0.24
0.19
0.31
0.28
TBD
0.33
0.47
0.30
0.30
0.00
0.00
0.56
0.69
0.00
0.27
0.25
0.41
0.37
TBD
–1
–1
for derating values.
for derating values.
0.34
0.48
0.35
0.31
0.00
0.00
0.58
0.71
0.00
0.28
0.22
0.36
0.32
TBD
0.39
0.55
0.35
0.35
0.00
0.00
0.65
0.81
0.00
0.31
0.30
0.48
0.43
TBD
Std.
Std.
Units
Units
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns