m395t5160dz4-cd56/e66 Samsung Semiconductor, Inc., m395t5160dz4-cd56/e66 Datasheet - Page 2

• Manufacturer Part Number: m395t5160dz4-cd56/e66
• Description: Ddr2 Fully Buffered Dimm
• Manufacturer: Samsung Semiconductor, Inc.

Table of Contents
1.0 FEATURES .....................................................................................................................................4
2.0 FBDIMM GENERALS .....................................................................................................................5
3.0 FBD HIGH-SPEED DIFFERENTIAL POINT TO POINT LINK (at 1.5 V) INTERFACE ...............12
4.0 PIN CONFIGUREATION .............................................................................................................. 14
5.0 FBDIMM FUNCTIONAL BLOCK DIAGRAM ...............................................................................16
6.0 ELECTRICAL CHARACTERISTICS ............................................................................................19
7.0 CHANNEL INITIALIZATION ........................................................................................................25
FBDIMM
2.1 FB-DIMM Operation Overview
2.2 FB-DIMM Channel Frequency Scaling
2.3 FB-DIMM Clocking Scheme
2.4 FB-DIMM Protocol
2.5 Southbound Command Delivery
2.6 Basic Timing Diagram
2.7 Advanced Memory Buffer Block Diagram
2.8 Interfaces
3.1 DDR2 Channel
3.2 SMBus Slave Interface
3.3 FBD Channel Latency
3.4 Peak Theoretical Throughput
3.5 Hot-add
3.6 Hot remove
3.7 Hot replace
5.1 1GB, 128Mx72 Module - M395T2863DZ4
5.2 2GB, 256Mx72 Module - M395T5663DZ4
5.3 4GB, 512Mx72 Module - M395T5160DZ4
....................................................................................................................................13
.................................................................................................................................12
...............................................................................................................................13
...............................................................................................................................13
...........................................................................................................................12
........................................................................................................................7
.................................................................................................................13
..................................................................................................................9
................................................................................................................12
...........................................................................................................7
......................................................................................................13
.......................................................................................................5
....................................................................................................8
............................................................................................6
........................................................................................16
........................................................................................17
.......................................................................................18
......................................................................................11
2 of 31
Rev. 1.01 March 2008
DDR2 SDRAM