lxt9785 Intel Corporation, lxt9785 Datasheet - Page 36

no-image

lxt9785

Manufacturer Part Number
lxt9785
Description
Advanced 8-port 10/100 Mbps Phy Transceivers
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lxt9785EHC
Quantity:
320
Part Number:
lxt9785EHC D0
Quantity:
353
Part Number:
lxt9785EHC DO
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt9785HC
Quantity:
6
Part Number:
lxt9785HC
Manufacturer:
LEVELONE
Quantity:
20 000
Part Number:
lxt9785HC C2
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt9785HCB2
Manufacturer:
Intel
Quantity:
184
Part Number:
lxt9785MBC
Manufacturer:
INTEL
Quantity:
1 500
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
38
Table 5.
Intel
1. Type Column Coding: I = Input, O = Output, OD = Open Drain output, ST = Schmitt Triggered input, TS =
2. The IP/ID resistors are disabled during H/W Power-Down mode. If a Pin is an output or an I/O, the IP/ID
3. RxData[0:7]_0, RxData[0:7]_1, CRS_DV[0:7] and RxER[0:7] outputs are three-stated in Isolation and H/W
PQFP
206
205
198
197
200
201
58
49
39
31
17
10
59
50
40
32
20
11
Designation
Three-State-able output, SL = Slew-rate Limited output, IP = weak Internal Pull-up, ID = weak Internal pull-
Down.
resistors are also disabled when the output is enabled.
Power-Down modes and during H/W reset.
1
2
®
Pin-Ball
LXT9785/LXT9785E RMII Signal Descriptions – PQFP (Sheet 3 of 3)
PBGA
C15,
E16,
B12,
D12,
B16,
A12,
A15,
A17,
B17
F14
E15
D17
C4,
D2,
D5,
D7,
C8,
E4,
A5,
B8,
RxData6_0
RxData6_1
RxData7_0
RxData7_1
CRS_DV0
CRS_DV1
CRS_DV2
CRS_DV3
CRS_DV4
CRS_DV5
CRS_DV6
CRS_DV7
Symbol
RxER0
RxER1
RxER2
RxER3
RxER4
RxER5
RxER6
RxER7
O, TS, SL,
O, TS, SL,
O, TS, ID
O, TS, ID
Type
O, TS
O, TS
ID
ID
1
Signal Description
Receive Data - Port 6.
Receive data signals (2-bit parallel di-bits) are driven
synchronously to REFCLK.
Receive Data - Port 7.
Receive data signals (2-bit parallel di-bits) are driven
synchronously to REFCLK.
Carrier Sense/Receive Data Valid - Ports 0-7.
On detection of valid carrier, these signals are
asserted asynchronously with respect to REFCLK.
CRS_DVn is de-asserted on loss of carrier,
synchronous to REFCLK.
Receive Error - Ports 0-7.
These signals are synchronous to the respective
REFCLK. Active High indicates that received code
group is invalid, or that PLL is not locked.
The RxER signals have the following additional
function pins:
RxER0 (MDIX)
RxER1 (PAUSE)
RxER2 (PREASEL)
RxER4 (FIFOSEL0)
RxER5 (FIFOSEL1)
RxER6 (LINKHOLD)
2,3
Revision Date: August 28, 2003
Document Number: 249241
Revision Number: 007
Datasheet

Related parts for lxt9785