ST72F63 STMICROELECTRONICS [STMicroelectronics], ST72F63 Datasheet - Page 114

no-image

ST72F63

Manufacturer Part Number
ST72F63
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F63
Manufacturer:
ST
0
Part Number:
ST72F631BK4
Manufacturer:
ST
0
Part Number:
ST72F631K4B1
Manufacturer:
ST
0
Part Number:
ST72F638K2M1
Manufacturer:
ST
0
Part Number:
ST72F638K4B1
Manufacturer:
ST
0
Company:
Part Number:
ST72F63BE2M1
Quantity:
32
Part Number:
ST72F63BH6T1
Manufacturer:
TI
Quantity:
10
ST7263B
13.9 CONTROL PIN CHARACTERISTICS
13.9.1 Asynchronous RESET Pin
Subject to general operating conditions for V
Figure 72. Typical Application with RESET pin
Notes:
1. Unless otherwise specified, typical data are based on T
2. Data based on characterization results, not tested in production.
3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
4. The I
O ports and control pins) must not exceed I
5. The R
scribed in
6. To guarantee the reset of the device, a minimum pulse has to be applied to RESET pin. All short pulses applied on
RESET pin with a duration below t
7. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device
can be damaged when the ST7 generates an internal reset (LVD or watchdog).
114/132
t
w(RSTL)out
t
Symbol
h(RSTL)in
V
R
V
V
V
EXTERNAL
CIRCUIT
hys
ON
OL
IH
IL
RESET
USER
IO
ON
current sunk must always respect the absolute maximum rating specified in
Figure
Schmitt trigger voltage hysteresis
Output low level voltage
(see
Weak pull-up equivalent resistor
Generated reset pulse duration
External reset pulse hold time
pull-up equivalent resistor is based on a resistive transistor (corresponding I
8)
Figure
73). This data is based on characterization results, not tested in production.
V
Input High Level Voltage
DD
Input Low Voltage
0.1 F
0.1 F
74,
Parameter
V
Figure
DD
4.7k
h(RSTL)in
75)
4)
6)
VSS
can be ignored.
5)
3)
.
DD
V
V
External pin or
internal reset sources
, f
DD
IN
RESET
CPÜ
=5V
7)
V
A
Conditions
SS
=25°C and V
, and T
R
ON
I
I
V
V
IO
IO
DD
DD
=5mA
=7.5mA
A
=5V
unless otherwise specified.
DD
=5V, not tested in production.
0.7xV
Min
V
50
5
SS
DD
Section 13.2
ON
Typ
400
80
30
current characteristics de-
6
1)
INTERNAL
RESET CONTROL
WATCHDOG RESET
LVD RESET
and the sum of I
0.3xV
Max
V
100
0.8
1.3
DD
DD
ST72XXX
1/f
Unit
SFOSC
mV
k
V
V
V
s
s
IO
(I/

Related parts for ST72F63