KSZ8895MQ_12 MICREL [Micrel Semiconductor], KSZ8895MQ_12 Datasheet - Page 67

no-image

KSZ8895MQ_12

Manufacturer Part Number
KSZ8895MQ_12
Description
Integrated 5-Port 10/100 Managed Ethernet Switch with MII/RMII interface
Manufacturer
MICREL [Micrel Semiconductor]
Datasheet
Micrel, Inc.
Port Registers (Continued)
Register 19 (0x13): Port 1 Control 3
Register 35 (0x23): Port 2 Control 3
Register 51 (0x33): Port 3 Control 3
Register 67 (0x43): Port 4 Control 3
Register 83 (0x53): Port 5 Control 3
Register 20 (0x14): Port 1 Control 4
Register 36 (0x24): Port 2 Control 4
Register 52 (0x34): Port 3 Control 4
Register 68 (0x44): Port 4 Control 4
Register 84 (0x54): Port 5 Control 4
Note:
Registers 19 and 20 (and those corresponding to other ports) serve two purposes: (1) Associated with the ingress untagged packets, and used for
egress tagging; (2) Default VID for the ingress untagged or null-VID-tagged packets, and used for address look up.
Register 87 (0x57): RMII Management Control Register
March 2012
Address
7-0
Address
7-0
Address
7 - 4
3
2
1 - 0
Name
Default Tag [15:8]
Name
Default Tag [7:0]
Name
Reserved
Port 5 SW5-RMII 50MHz
clock output disable
(used for KSZ8895RQ
only)
P5-RMII 50MHz clock
output disable
(used for KSZ8895RQ
only)
Reserved
Description
Port’s default tag, containing:
7-5: user priority bits
4: CFI bit
3-0 : VID[11:8]
Description
Default port 1’s tag, containing:
7-0: VID[7:0]
Description
N/A Do not change.
Disable the output of port 5 SW5-RMII 50 MHz output
clock on RXC pin when 50MHz clock is not being used
by the device and the 50MHz clock from external
oscillator or opposite device in RMII mode
1 = Disable clock output when RXC pin is not used in
RMII mode
0 = Enable clock output in RMII mode
Note:MQ/FMQ is reserved with read only for this bit.
Disable the output of port 5 P5-RMII 50 MHz output
clock on RXC pin when 50MHz clock is not being used
by the device and the 50MHz clock from external
oscillator or opposite device in RMII mode
1 = Disable clock output when RXC pin is not used in
RMII mode
0 = Enable clock output in RMII mode
Note:MQ/FMQ is reserved with read only for this bit.
N/A Do not change.
67
Mode
Mode
Mode
R/W
R/W
R/W
R/W
RO
RO
KSZ8895MQ/RQ/FMQ
M9999-032612-1.5
Default
Default
Default
0000
00
0
1
0
0

Related parts for KSZ8895MQ_12