CY8C34_1105 CYPRESS [Cypress Semiconductor], CY8C34_1105 Datasheet - Page 109

no-image

CY8C34_1105

Manufacturer Part Number
CY8C34_1105
Description
Programmable System-on-Chip (PSoC) DC to 50 MHz operation
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
11.8.3 Interrupt Controller
Table 11-68. Interrupt Controller AC Specifications
11.8.4 JTAG Interface
Table 11-69. JTAG Interface AC Specifications
Document Number: 001-53304 Rev. *L
f_TCK
T_TDI_setup
T_TMS_setup
T_TDI_hold
T_TDO_valid
T_TDO_hold
Notes
49. Based on device characterization (Not production tested).
50. f_TCK must also be no more than 1/3 CPU clock frequency.
Parameter
Parameter
TCK frequency
TDI setup before TCK high
TMS setup before TCK high
TDI, TMS hold after TCK high
TCK low to TDO valid
TDO hold after TCK high
Delay from interrupt signal input to ISR
code execution from ISR code
TDO
TDI
TMS
TCK
Description
Description
T_TDI_setup
T_TMS_setup
Figure 11-66. JTAG Interface Timing
[49]
T_TMS_hold
T_TDI_hold
3.3 V ≤ V
1.71 V ≤ V
T = 1/f_TCK max
T = 1/f_TCK max
T = 1/f_TCK max
Includes worse case completion of
longest instruction DIV with 6 cycles
(1/f_TCK)
DDD
DDD
Conditions
Conditions
≤ 5 V
< 3.3 V
T_TDO_valid
PSoC
(T/10) – 5
T_TDO_hold
Min
T/4
T/4
T/4
Min
®
3: CY8C34 Family
Typ
Typ
Data Sheet
14
Max
Max
7
2T/5
Page 109 of 127
25
[50]
[50]
Tcy CPU
Units
Units
MHz
MHz
ns

Related parts for CY8C34_1105