PIC18F2480 MICROCHIP [Microchip Technology], PIC18F2480 Datasheet - Page 472

• Manufacturer Part Number: PIC18F2480
• Description: 28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
• Manufacturer: MICROCHIP [Microchip Technology]

PIC18F2480/2580/4480/4580
Electrical Characteristics .................................................. 417
Enhanced Capture/Compare/PWM (ECCP) .................... 173
Enhanced PWM Mode. See PWM (ECCP Module).
Enhanced Universal Synchronous Receiver
Equations
Errata ................................................................................... 5
Error Recognition Mode ................................................... 324
EUSART
Evaluation and Programming Tools ................................. 415
Extended Instruction Set
External Clock Input ........................................................... 24
F
Fail-Safe Clock Monitor ............................................ 343, 355
Fast Register Stack ............................................................ 64
Firmware Instructions ....................................................... 361
DS39637A-page 470
Capture Mode. See Capture (ECCP Module).
Outputs and Configuration ....................................... 174
Pin Configurations for ECCP1 ................................. 174
PWM Mode. See PWM (ECCP Module).
Timer Resources ...................................................... 174
Transmitter (EUSART). See EUSART.
A/D Acquisition Time ................................................ 252
A/D Minimum Charging Time ................................... 252
Asynchronous Mode ................................................ 236
Baud Rate Generator (BRG)
Synchronous Master Mode ...................................... 242
Synchronous Slave Mode ........................................ 245
ADDFSR .................................................................. 404
ADDULNK ................................................................ 404
CALLW ..................................................................... 405
MOVSF .................................................................... 405
MOVSS .................................................................... 406
PUSHL ..................................................................... 406
SUBFSR .................................................................. 407
SUBULNK ................................................................ 407
Interrupts in Power Managed Modes ....................... 356
POR or Wake-up from Sleep ................................... 356
WDT During Oscillator Failure ................................. 355
Associated Registers, Receive ........................ 239
Associated Registers, Transmit ....................... 237
Auto-Wake-up on Sync Break .......................... 240
Break Character Sequence .............................. 241
Receiver ........................................................... 238
Setting up 9-Bit Mode with
Transmitter ....................................................... 236
Associated Registers ....................................... 231
Auto-Baud Rate Detect .................................... 234
Baud Rate Error, Calculating ........................... 231
Baud Rates, Asynchronous Modes .................. 232
High Baud Rate Select (BRGH Bit) .................. 231
Operation in Power Managed Mode ................ 231
Sampling .......................................................... 231
Associated Registers, Receive ........................ 244
Associated Registers, Transmit ....................... 243
Reception ......................................................... 244
Transmission .................................................... 242
Associated Registers, Receive ........................ 246
Associated Registers, Transmit ....................... 245
Reception ......................................................... 246
Transmission .................................................... 245
Address Detect ........................................ 238
Preliminary
Flash Program Memory ..................................................... 95
FSCM. See Fail-Safe Clock Monitor.
G
GOTO .............................................................................. 382
H
Hardware Multiplier .......................................................... 111
High/Low-Voltage Detect ................................................. 267
HLVD. See High/Low-Voltage Detect.
I
I/O Ports ........................................................................... 129
I
2
C Mode (MSSP)
Associated Registers ............................................... 103
Control Registers ....................................................... 96
Erase Sequence ...................................................... 100
Erasing .................................................................... 100
Operation During Code-Protect ............................... 103
Reading ..................................................................... 99
Table Pointer
Table Pointer Boundaries .......................................... 98
Table Reads and Table Writes .................................. 95
Write Sequence ....................................................... 101
Writing To ................................................................ 101
Introduction .............................................................. 111
Operation ................................................................. 111
Performance Comparison ........................................ 111
Applications ............................................................. 270
Characteristics ......................................................... 431
Current Consumption ............................................... 269
Effects of a Reset .................................................... 271
Operation
Setup ....................................................................... 269
Start-up Time ........................................................... 269
Typical Application ................................................... 270
Acknowledge Sequence Timing .............................. 220
Baud Rate Generator .............................................. 213
Bus Collision
Clock Arbitration ...................................................... 214
Clock Stretching ....................................................... 206
Clock Synchronization and the
Effect of a Reset ...................................................... 221
General Call Address Support ................................. 210
I
2
C Clock Rate w/BRG ............................................. 213
EECON1 and EECON2 ..................................... 96
TABLAT (Table Latch) Register ........................ 98
TBLPTR (Table Pointer) Register ...................... 98
Boundaries Based on Operation ....................... 98
Protection Against Spurious Writes ................. 103
Unexpected Termination ................................. 103
Write Verify ...................................................... 103
Associated Registers ....................................... 271
During Sleep .................................................... 271
During a Repeated Start Condition .................. 224
During a Stop Condition .................................. 225
10-Bit Slave Receive Mode (SEN = 1) ............ 206
10-Bit Slave Transmit Mode ............................ 206
7-Bit Slave Receive Mode (SEN = 1) .............. 206
7-Bit Slave Transmit Mode .............................. 206
CKP Bit (SEN = 1) ........................................... 207
 2004 Microchip Technology Inc.