MC908QL4 FREESCALE [Freescale Semiconductor, Inc], MC908QL4 Datasheet - Page 170

• Manufacturer Part Number: MC908QL4
• Description: M68HC08 Microcontrollers
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Slave LIN Interface Controller (SLIC) Module
14.9.17 Digital Receive Filter
The receiver section of the SLIC module includes a digital low-pass filter to remove narrow noise pulses
from the incoming message. block diagram of the digital filter is shown in
14.9.17.1 Digital Filter Operation
The clock for the digital filter is provided by the SLIC Interface clock. At each positive edge of the clock
signal, the current state of the receiver input signal from the SLCRX pad is sampled. The SLCRX signal
state is used to determine whether the counter should increment or decrement at the next positive edge
of the clock signal.
The counter will increment if the input data sample is high but decrement if the input sample is low. The
counter will thus progress up towards the highest count value (determined by RXFP bit settings), on
average, the SLCRX signal remains high or progress down towards ‘0’ if, on average, the SLCRX signal
remains low. The final counter value which determines when the filter will change state is generated by
shifting the RXFP value right two positions and bitwise OR-ing the result with the value 0x0F. For
example, a prescale setting of divide by 3 (RXFP = 0x80) would give a count value of 0x2F.
When the counter eventually reaches this value, the digital filter decides that the condition of the SLCRX
signal is at a stable logic level 1 and the data latch is set, causing the filtered Rx data signal to become a
logic level 1. Furthermore, the counter is prevented from overflowing and can only be decremented from
this state.
Alternatively, when the counter eventually reaches the value ‘0’, the digital filter decides that the condition
of the SLCRX signal is at a stable logic level 0 and the data latch is reset, causing the filtered Rx data
170
SLCRX PIN
RX DATA
FROM
D
Even though most internal oscillators are within ±25% before trimming, they
are stable at some frequency in that range, within at least ±5% over the
entire operating voltage and temperature range. The trimming operation
simply eliminates the offset due to factory manufacturing variations to
re-center the base oscillator frequency to the nominal value. Please refer to
the electrical specifications for the oscillator for more specific information,
as exact specifications might differ from module to module.
INPUT
SYNC
Q
Figure 14-23. SLIC Module Rx Digital Filter Block Diagram
HOLD
UP/DOWN
4-BIT UP/DOWN COUNTER
MC68HC908QL4 Data Sheet, Rev. 7
NOTE
OUT
4
PRESCALER (RXFP[1:0])
DIGITAL RX FILTER
COMPARATOR
EDGE &
COUNT
Figure
D
14-23.
Freescale Semiconductor
Q
SLIC CLOCK
FILTERED
RX DATA OUT