M30280F6HP RENESAS [Renesas Technology Corp], M30280F6HP Datasheet - Page 390

no-image

M30280F6HP

Manufacturer Part Number
M30280F6HP
Description
16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30280F6HP
Manufacturer:
RENESAS
Quantity:
5 000
Company:
Part Number:
M30280F6HP
Quantity:
12 590
Part Number:
M30280F6HP D5A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30280F6HP D5A
Quantity:
12 474
Part Number:
M30280F6HP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#D5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30280F6HP#U3B
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
M30280F6HP#U3B
Manufacturer:
Renesas
Quantity:
201
Part Number:
M30280F6HP#U3B
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U3BU3H
Quantity:
20
Part Number:
M30280F6HP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30280F6HP#U5B
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U5B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30280F6HP#U7
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U7B
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
M30280F6HP#U9B
Manufacturer:
Renesas Electronics America
Quantity:
135
M
R
R
e
E
1
. v
J
6
0
C
2
9
2 /
8. If the CPU reads the AD register i (i = 0 to 7) at the same time the conversion result is stored in the AD
9. If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register
10. When setting the ADST bit in the ADCON register to "0" to stop A/D conversion during A/D converting
0 .
B
0
0
register i after completion of A/D conversion, an incorrect value may be stored in the AD register i. This
problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU
clock.
to “0” (A/D conversion halted), the conversion result of the A/D converter is indeterminate. The contents
of AD register i irrelevant to A/D conversion may also become indeterminate. If while A/D conversion is
underway the ADST bit is cleared to “0” in a program, ignore the values of all AD register i.
operation in single sweep conversion mode, A/D delayed trigger mode 0, or A/D delayed trigger mode 1,
set the ADST bit to "0" after an interrupt is disabled because the A/D interrupt request may be generated.
8
0
• When operating in one-shot, single-sweep mode, simultaneous sample sweep mode, delayed
• When operating in repeat mode or repeat sweep mode 0 or 1
G
4
J
Check to see that A/D conversion is completed before reading the target AD register i. (Check the IR
bit in the ADIC register to see if A/D conversion is completed.)
Use the main clock for CPU clock directly without dividing it.
7
trigger mode 0 or delayed trigger mode 1
a
o r
0 -
. n
u
2
3
p
0
, 1
0
(
M
2
0
1
0
6
7
C
2 /
page 370
, 8
M
1
6
C
2 /
f o
8
3
) B
8
5
20. Precautions

Related parts for M30280F6HP