LM3S101-CRN20-XNPP ETC1 [List of Unclassifed Manufacturers], LM3S101-CRN20-XNPP Datasheet - Page 219
![no-image](/images/no-image-200.jpg)
LM3S101-CRN20-XNPP
Manufacturer Part Number
LM3S101-CRN20-XNPP
Description
Microcontroller
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet
1.LM3S101-CRN20-XNPP.pdf
(284 pages)
- Current page: 219 of 284
- Download datasheet (3Mb)
Synchronous Serial Interface (SSI)
12.2
12.2.1
12.2.2
12.2.2.1
12.2.2.2
12.2.3
219
Functional Description
The SSI performs serial-to-parallel conversion on data received from a peripheral device. The
CPU accesses data, control, and status information. The transmit and receive paths are buffered
with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both
transmit and receive modes.
Bit Rate Generation
The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output
clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by
peripheral devices.
The serial bit rate is derived by dividing down the 20-MHz input clock. The clock is first divided by
an even prescale value CPSDVSR from 2 to 254, which is programmed in the SSI Clock Prescale
(SSICPSR) register (see page 234). The clock is further divided by a value from 1 to 256, which is
1 + SCR, where SCR is the value programmed in the SSI Control0 (SSICR0) register (see
page 229).
The frequency of the output clock SSIClk is defined by:
FSSIClk = FSysClk / (CPSDVR * (1 + SCR))
Note that although the SSIClk transmit clock can theoretically be 10 MHz, the module may not be
able to operate at that speed. For transmit operations, the system clock must be at least two times
faster than the SSIClk. For receive operations, the system clock must be at least 12 times faster
than the SSIClk.
See “Electrical Characteristics” on page 271 to view SSI timing parameters.
FIFO Operation
Transmit FIFO
The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The
CPU writes data to the FIFO by writing the SSI Data (SSIDR) register (see page 232), and data is
stored in the FIFO until it is read out by the transmission logic.
When configured as a master or a slave, parallel data is written into the transmit FIFO prior to
serial conversion and transmission to the attached slave or master, respectively, through the
SSITx pin.
Receive FIFO
The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer.
Received data from the serial interface is stored in the buffer until read out by the CPU, which
accesses the read FIFO by reading the SSIDR register.
When configured as a master or slave, serial data received through the SSIRx pin is registered
prior to parallel loading into the attached slave or master receive FIFO, respectively.
Interrupts
The SSI can generate interrupts when the following conditions are observed:
Transmit FIFO service
Receive FIFO service
Receive FIFO time-out
Receive FIFO overrun
Preliminary
March 22, 2006
Related parts for LM3S101-CRN20-XNPP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LM3S101](/images/no-image3.png)
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
![LM3S101-CRN20-XNPT](/images/no-image3.png)
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
![LM3S101-IRN20](/images/no-image3.png)
Part Number:
Description:
Microcontroller
Manufacturer:
ETC2 [List of Unclassifed Manufacturers]
Datasheet:
![TC2411-IB](/images/no-image3.png)
Part Number:
Description:
14-Bit, 1 GSPS Digital-to-Analog Converter with Standby Mode of Operation
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![S2010GE10PL](/images/no-image3.png)
Part Number:
Description:
A SERIES OF SPECTRAL - RESPONSE SILICON PHOTOCELLS DESIGNED FOR UNIQUE PRODUCT APPLICATIONS
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![GT620NS](/images/no-image3.png)
Part Number:
Description:
Mini size of Discrete semiconductor elements
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![PMKC03-05D05](/images/no-image3.png)
Part Number:
Description:
3 Watts of Output Power From a Package
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![S2559E](/images/no-image3.png)
Part Number:
Description:
DTMF Tone Generator
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![TIC216M](/images/no-image3.png)
Part Number:
Description:
SILICON TRIACS
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![P2503NVG](/images/no-image3.png)
Part Number:
Description:
N P-Channel Enhancement Mode Enhancement Mode
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![NT3883F](/images/no-image3.png)
Part Number:
Description:
Dot Matrix LCD 80-Channel Driver
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![PCA9512AD](/images/no-image3.png)
Part Number:
Description:
Level shifting hot swappable I2C-bus and SMBus bus buffer
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![TCM2010-101-4P](/images/no-image3.png)
Part Number:
Description:
Common Mode Choke Coils for Signal Line SMD
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![U4085B](/images/no-image3.png)
Part Number:
Description:
Technische Daten Technical Data
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet:
![AT1730P](/images/no-image3.png)
Part Number:
Description:
2-Channel PWM Controller for LCD Bias
Manufacturer:
ETC1 [List of Unclassifed Manufacturers]
Datasheet: