SPEAR-09-H022_06 STMICROELECTRONICS [STMicroelectronics], SPEAR-09-H022_06 Datasheet - Page 29

no-image

SPEAR-09-H022_06

Manufacturer Part Number
SPEAR-09-H022_06
Description
SPEAr Head200 ARM 926, 200K customizable eASIC gates, large IP portfolio SoC
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
SPEAR-09-H022
Table 3.
Write transactions on the APB Bus are all considered 32 bit wide unless otherwise stated.
All the access to the Default Slave will cause an abort exception.
Memory map is repeated starting from the address 0x8000_0000.
0x1A00_0000
0x1400_0000
0x1600_0000
0x2000_0000
ADRESS
START
Memory map (continued)
0x1FFF_FFFF Default Slave
0x15FF_FFFF Ethernet MAC
0x19FF_FFFF Serial Memory
0x7FFF_FFFF
ADDRESS
END
eASIC™ AHB
SUBSYSTEM
PERIPHERAL
64 MB (on reset after the remap)
(maximum addressable size
available for the set of the full
master and the 2 slaves is 1.5 GB)
NOTES
Memory map
29/71

Related parts for SPEAR-09-H022_06