AM79C971KCW AMD [Advanced Micro Devices], AM79C971KCW Datasheet - Page 166
![no-image](/images/no-image-200.jpg)
AM79C971KCW
Manufacturer Part Number
AM79C971KCW
Description
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM79C971KCW.pdf
(265 pages)
- Current page: 166 of 265
- Download datasheet (3Mb)
7
6
166
DWIO
BREADE
Double Word I/O. When set, this
bit indicates that the Am79C971
controller is programmed for
DWord I/O (DWIO) mode. When
cleared, this bit indicates that the
Am79C971 controller is pro-
grammed for Word I/O (WIO)
mode. This bit affects the I/O Re-
source Offset map and it affects
the
Am79C971 controllers I/O re-
sources. See the DWIO and WIO
sections for more details.
Burst Read Enable. When set,
this bit enables burst mode during
memory read accesses. When
cleared, this bit prevents the de-
EXTREQ should not be set to 1
when the Am79C971 controller is
used in a PCI bus application.
Read accessible always, write
accessible only when either the
STOP or the SPND bit is set. EX-
TREQ is cleared by H_RESET
and is not affected by S_RESET
or STOP.
The initial value of the DWIO bit is
determined by the programming
of the EEPROM.
The value of DWIO can be al-
tered
Am79C971 controller. Specifical-
ly, the Am79C971 controller will
set DWIO if it detects a DWord
write access to offset 10h from
the Am79C971 controller I/O
base address (corresponding to
the RDP resource).
Once the DWIO bit has been set
to a 1, only a H_RESET or an EE-
PROM read can reset it to a 0.
(Note that the EEPROM read op-
eration will only set DWIO to a 0 if
the appropriate bit inside of the
EEPROM is set to 0.)
Read accessible always. DWIO
is read only, write operations
have no effect. DWIO is cleared
by H_RESET and is not affected
S_RESET or by setting the STOP
bit.
defined
automatically
width
P R E L I M I N A R Y
by
of
the
the
Am79C971
5
4-3
2-0
BWRITE
TSTSHDW
LINBC
Reserved locations. Read acces-
vice from performing bursting
during
Am79C971 controller can per-
form burst transfers when reading
the initialization block, the de-
scriptor
SWSTYLE = 3) and the buffer
memory.
BREADE should be set to 1 when
the Am79C971 controller is used
in a PCI bus application to guar-
antee maximum performance.
Read accessible always; write
accessible only when either the
STOP or the SPND bit is set.
BREADE is cleared by H_RESET
and is not affected by S_RESET
or STOP.
Burst Write Enable. When set,
this bit enables burst mode during
memory write accesses. When
cleared, this bit prevents the de-
vice from performing bursting
during
Am79C971 controller can per-
form burst transfers when writing
the descriptor ring entries (when
SWSTYLE = 3) and the buffer
memory.
BWRITE should be set to 1 when
the Am79C971 controller is used
in a PCI bus application to guar-
antee maximum performance.
Read accessible always, write
accessible only when either the
STOP or the SPND bit is set.
BWRITE is cleared by H_RESET
and is not affected by S_RESET
or STOP.
Reserved locations. Written an
read as zeros.
sible always; write accessible
only when either the STOP or the
SPND bit is set. After H_RESET,
the value in these bits will be
001b. The setting of these bits
have no effect on any Am79C971
controller function. LINBC is not
affected by S_RESET or STOP.
write
read
ring
accesses.
accesses.
entries
(when
The
The
Related parts for AM79C971KCW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AMD-751AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-751](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-X5-133SFZ](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8131BLC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8111AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-640AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-K6](/images/no-image3.png)
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-K6-2E/400AFR](/images/no-image3.png)
Part Number:
Description:
AMD-K6-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-8132BLCT](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-K6-IIIE+550ACR](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-766AC](/images/no-image3.png)
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: