USB97C201-MN SMSC [SMSC Corporation], USB97C201-MN Datasheet - Page 17

• Manufacturer Part Number: USB97C201-MN
• Description: USB 2.0 ATA/ ATAPI Controller
• Manufacturer: SMSC [SMSC Corporation]

SMSC DS – USB97C201
DC
DD
AA
AB
AC
AD
AE
AF
C7
CE
CF
D1
D2
D3
D4
D5
D6
D7
D9
DA
DB
DE
DF
A9
B0
B1
B2
B3
B4
B5
B6
B7
E1
E2
E3
E4
E5
E6
RAMWRBC_A1
RAMWRBC_A2
RAMWRBC_B1
RAMWRBC_B2
RAMRDBC_A1
RAMRDBC_A2
RAMRDBC_B1
RAMRDBC_B2
EP0RX_CTL
EP0TX_CTL
EP1RX_CTL
EP1TX_CTL
USB_CONF
EP0RX_BC
EP1RX_BC
ATA_SRCA
ATA_SRCB
USB_STAT
EP0TX_BC
EP1TX_BC
ATA_CNT0
ATA_CNT1
ATA_CNT2
ATA_CNT3
SIE_CONF
USB_ADD
USB_MSK
SIE_STAT
NAK_MSK
USB_ERR
ATA_DMA
MSB_ATA
SIE_MSK
EP2_CTL
LSB_ATA
ATA_CTL
IDE_TIM
NAK
SIE & BUFFER CONTROL REGISTERS
ATA CONFIGURATION REGISTERS
PRELIMINARY
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
USB Address Register
SIE Configuration Register
USB Bus Status Register
USB Bus Status Mask Register
SIE Status Register
USB Configuration Number Register
SIE Status Mask Register
Endpoint 0 Receive Control Register
Endpoint 0 Transmit Control Register
Endpoint 1 Receive Control Register
Endpoint 1 Transmit Control Register
Endpoint 2 Control Register
Endpoint 0 Receive Byte Count Register
Endpoint 0 Transmit Byte Count Register
Endpoint 1 Receive Byte Count Register
Endpoint 1 Transmit Byte Count Register
RAM Buffer Write Byte Count Register A1
RAM Buffer Write Byte Count Register A2
RAM Buffer Write Byte Count Register B1
RAM Buffer Write Byte Count Register B2
RAM Buffer Read Byte Count Register A1
RAM Buffer Read Byte Count Register A2
RAM Buffer Read Byte Count Register B1
RAM Buffer Read Byte Count Register B2
NAK Status Register
NAK Mask Register
USB Error Register
MSB ATA Data Register
LSB ATA Data Register
ATA Control Register
ATA Ultra DMA Timing Register
IDE Timing Register
ATA Transfer Count Register 0
ATA Transfer Count Register 1
ATA Transfer Count Register 2
ATA Transfer Count Register 3
ATA Slew Rate Control A Register
ATA Slew Rate Control B Register
Page 17
32
32
32
32
33
34
35
35
35
35
35
35
36
36
36
36
36
36
39
40
40
38
38
38
39
29
29
30
30
31
31
33
37
39
38
38
42
42
Rev. 03/25/2002