SI5325/26-EVB Silicon Laboratories Inc, SI5325/26-EVB Datasheet - Page 22

• Manufacturer Part Number: SI5325/26-EVB
• Description: BOARD EVAL FOR SI5325/26
• Manufacturer: Silicon Laboratories Inc

Specifications of SI5325/26-EVB

• Main Purpose: Timing, Clock Generator
• Utilized Ic / Part: SI5325, SI5326
• Processor To Be Evaluated: Si5325 and Si5326
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Si5326
6. Register Descriptions
Reset value = 0001 0100
22
Register 0.
Name
Type
4:2
Bit
Bit
7
6
5
1
0
ALWAYS_ON
FREE_RUN
BYPASS_
Reserved
Reserved
Reserved
CKOUT_
Name
D7
REG
R
FREE_
Reserved.
Free Run.
Internal to the device, route XA/XB to CKIN2. This allows the device to lock to its XA-XB
reference.
0: Disable
1: Enable
CKOUT Always On.
This will bypass the SQ_ICAL function. Output will be available even if SQ_ICAL is on
and ICAL is not complete or successful. See Table 8 on page 19.
0: Squelch output until part is calibrated (ICAL).
1: Provide an output. Note: The frequency may be significantly off and variable until the
part is calibrated.
Reserved.
Bypass Register.
This bit enables or disables the PLL bypass mode. Use only when the device is in digital
hold or before the first ICAL.
0: Normal operation
1: Bypass mode. Selected input clock is connected to CKOUT buffers, bypassing the
PLL. Bypass mode does not support CMOS clock outputs.
Reserved.
RUN
R/W
D6
ALWAYS_
CKOUT_
R/W
ON
D5
Rev. 1.0
D4
R
Function
D3
R
D2
R
BYPASS_
REG
R/W
D1
D0
R