DEMO9S12XEP100 Freescale Semiconductor, DEMO9S12XEP100 Datasheet - Page 453

• Manufacturer Part Number: DEMO9S12XEP100
• Description: BOARD DEMO FOR MC9S12XEP100
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of DEMO9S12XEP100

• Contents: Board, Cables, CD
• Processor To Be Evaluated: MC9S12XEP100
• Data Bus Width: 16 bit
• Interface Type: RS-232
• Silicon Manufacturer: Freescale
• Core Architecture: S12
• Core Sub-architecture: S12
• Silicon Core Number: MC9S12
• Silicon Family Name: S12XE
• Rohs Compliant: Yes
• For Use With/related Products: MC9S12XEP100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

STB
Operation
RS.L ⇒ M[RB, #OFFS5]
RS.L ⇒ M[RB, RI]
RS.L ⇒ M[RB, RI];
RI–1 ⇒ RI;
Stores the low byte of register RS to memory.
CCR Effects
Code and CPU Cycles
1. If the same general purpose register is used as index (RI) and source register (RS), the unmodified content of the source
Freescale Semiconductor
N:
Z:
V:
C:
STB RS, (RB, #OFFS5),
STB RS, (RB, RI)
STB RS, (RB, RI+)
STB RS, (RB, -RI)
—
N
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
register is written to the memory: RS.L ⇒ M[RB, RS-1]; RS-1 ⇒ RS
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Not affected.
Not affected.
Not affected.
Not affected.
—
Z
—
V
Source Form
—
C
RI+1 ⇒ RI;
RS.L ⇒ M[RB, RI]
MC9S12XE-Family Reference Manual Rev. 1.23
Address
Mode
IDO5
IDR+
-IDR
IDR
Store Byte to Memory
1
0
0
0
0
(Low Byte)
1
1
1
1
0
1
1
1
1
1
1
1
0
0
0
0
Machine Code
RS
RS
RS
RS
RB
RB
RB
RB
Chapter 10 XGATE (S12XGATEV3)
RI
RI
RI
OFFS5
STB
0
0
1
0
1
0
Cycles
Pw
Pw
Pw
Pw
453