C8051F902-GU Silicon Laboratories Inc, C8051F902-GU Datasheet - Page 67

• Manufacturer Part Number: C8051F902-GU
• Description: IC MCU 8BIT 8KB FLASH 24QSOP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F9xxr

Specifications of C8051F902-GU

• Program Memory Type: FLASH
• Program Memory Size: 8KB (8K x 8)
• Package / Case: 24-QSOP
• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: SMBus (2-Wire/I²C), SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 16
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 0.9 V ~ 3.6 V
• Data Converters: A/D 15x10/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: C8051F9x
• Core: 8051
• Data Ram Size: 768 B
• Interface Type: UART
• Maximum Clock Frequency: 25 MHz
• Number Of Timers: 4
• Operating Supply Voltage: 0.9 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: C8051F912DK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit
• Package: 24QSOP
• Device Core: 8051
• Family Name: C8051F90x
• Maximum Speed: 25 MHz
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1849-5

5.2.5. Gain Setting
The ADC has gain settings of 1x and 0.5x. In 1x mode, the full scale reading of the ADC is determined
directly by V
The 0.5x gain setting can be useful to obtain a higher input Voltage range when using a small V
voltage, or to measure input voltages that are between V
controlled by the AMP0GN bit in register ADC0CF.
5.3.
Setting the ADC08BE bit in register ADC0CF to 1 will put the ADC in 8-bit mode.In 8-bit mode, only the
8 MSBs of data are converted, allowing the conversion to be completed in two fewer SAR clock cycles
than a 10-bit conversion. This can result in an overall lower power consumption since the system can
spend more time in a low power mode. The two LSBs of a conversion are always 00 in this mode, and the
ADC0L register will always read back 0x00.
5.4.
C8051F912/02 devices have an enhanced SAR converter that provides 12-bit resolution while retaining
the 10- and 8-bit operating modes of the other devices in the family. When configured for 12-bit
conversions, the ADC performs four 10-bit conversions using four different reference voltages and
combines the results into a single 12-bit value. Unlike simple averaging techniques, this method provides
true 12-bit resolution of AC or DC input signals without depending on noise to provide dithering. The
converter also employs a hardware Dynamic Element Matching algorithm that reconfigures the largest
elements of the internal DAC for each of the four 10-bit conversions to cancel the any matching errors,
enabling the converter to achieve 12-bit linearity performance to go along with its 12-bit resolution. For
best performance, the Low Power Oscillator should be selected as the system clock source while taking
12-bit ADC measurements.
The 12-bit mode is enabled by setting the AD012BE bit (ADC0AC.7) to logic 1 and configuring Burst Mode
for four conversions as described in Section 5.2.3. The conversion can be initiated using any of the
methods described in Section 5.2.1, and the 12-bit result will appear in the ADC0H and ADC0L registers.
Since the 12-bit result is formed from a combination of four 10-bit results, the maximum output value is
4 x (1023) = 4092, rather than the max value of (2^12 – 1) = 4095 that is produced by a traditional 12-bit
converter. To further increase resolution, the burst mode repeat value may be configured to any multiple of
four conversions. For example, if a repeat value of 16 is selected, the ADC0 output will be a 14-bit number
(sum of four 12-bit numbers) with 13 effective bits of resolution.
5.5.
The C8051F912/02 SAR converter provides a low power mode that allows a significant reduction in
operating current when operating at low SAR clock frequencies. Low power mode is enabled by setting the
AD0LPM bit (ADC0PWR.7) to 1. In general, low power mode is recommended when operating with SAR
conversion clock frequency at 4 MHz or less. See the Electrical Characteristics chapter for details on
power consumption and the maximum clock frequencies allowed in each mode. Setting the Low Power
Mode bit reduces the bias currents in both the SAR converter and in the High-Speed Voltage Reference.
describes the various modes of the ADC.
8-Bit Mode
12-Bit Mode (C8051F912/02 Only)
Low Power Mode (C8051F912/902 only)
REF
. In 0.5x mode, the full-scale reading of the ADC occurs when the input voltage is V
Rev. 1.0
C8051F91x-C8051F90x
REF
and V
DD
. Gain settings for the ADC are
REF
x 2.
REF
67