PEB3086FV14XT Lantiq, PEB3086FV14XT Datasheet - Page 181

• Manufacturer Part Number: PEB3086FV14XT
• Manufacturer: Lantiq

Specifications of PEB3086FV14XT

• Control Interface: HDLC
• Lead Free Status / Rohs Status: Supplier Unconfirmed

TR_
CONF1
TR_
CONF2
For general information please refer to
LDD ... Level Detection Discard
0: Automatic clock generation after detection of any signal on the line in power down
state
1: No clock generation after detection of any signal on the line in power down state
Note: If an interrupt by the level detect circuitry is generated, the microcontroller has to
For general information please refer to
4.2.2
Value after reset: 0x
RPLL_ADJ ... Receive PLL Adjustment
0: DPLL tracking step is 0.5 XTAL period per S-frame
1: DPLL tracking step is 1 XTAL period per S-frame
EN_SFSC ... Enable Short FSC
0: No short FSC is generated
1: A short FSC is generated once per multi-frame (every 40th IOM frame)
x ... Undefined
The value of these bits depends on the selected mode. It is important to note that these
bits must not be overwritten to a different value when accessing this register.
4.2.3
Value after reset: 80
Data Sheet
set this bit to ’0’ for an activation of the S/T interface.
7
7
TR_CONF1 - Transceiver Configuration Register 1
TR_CONF2 - Transmitter Configuration Register 2
DIS_
TX
0
RPLL_
PDS
ADJ
H
H
SFSC
EN_
0
RLP
0
Chapter
Chapter 3.3.9
181
0
0
3.3.11.
x
0
and
Detailed Register Description
Chapter
SGP
x
0
0
SGD
3.7.6.
x
RD/WR (31)
RD/WR (32)
PEB 3086
2003-01-30
ISAC-SX