PSB21383H-V13 Infineon Technologies, PSB21383H-V13 Datasheet - Page 43

• Manufacturer Part Number: PSB21383H-V13
• Manufacturer: Infineon Technologies

Specifications of PSB21383H-V13

• Number Of Line Interfaces: 1
• Control Interface: HDLC
• Lead Free Status / Rohs Status: Compliant

Five interrupt bits in the ISTA register point at interrupt sources in the HDLC Controller
(HDLC), Monitor- (MOS) and C/I- (CIC) handler, the transceiver (TRAN) and the
synchronous transfer (ST). The timer interrupt (TIN) and the watchdog timer overflow
(WOV) can be read directly from the ISTA register. All these interrupt sources are
described in the corresponding chapters. After the SCOUT has requested an interrupt
by setting its INT pin to low, the host must read first the SCOUT interrupt status register
(ISTA) in the associated interrupt service routine. The INT pin of the SCOUT remains
active until all interrupt sources are cleared by reading the corresponding interrupt
register. Therefore it is possible that the INT pin is still active when the interrupt service
routine is finished.
Each interrupt indication of the interrupt status registers can selectively be masked by
setting the respective bit in the MASK register.
For some interrupt controllers or hosts it might be necessary to generate a new edge on
the interrupt line to recognize pending interrupts. This can be done by masking all
interrupts at the end of the interrupt service routine (writing FF
and write back the old mask to the MASK register.
A low level at pin EAW generates an interrupt indication which is set at the LD bit of the
ISTATR register. If this LD bit has been set due to an level detect interrupt, the LD bit in
the transceiver status register TR_STA is set additionally.
Therefore pin EAW has to be connected to ’1’, if no interrupt should be generated.
Data Sheet
33
H
into the MASK register)
PSB 21381/2
PSB 21383/4
Interfaces
2001-03-12