MC145574APB Freescale Semiconductor, MC145574APB Datasheet - Page 108

no-image

MC145574APB

Manufacturer Part Number
MC145574APB
Description
IC TRANSCEIVER ISDN 32-LQFP
Manufacturer
Freescale Semiconductor
Type
Transceiverr
Datasheets

Specifications of MC145574APB

Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
32-LQFP
Number Of Line Interfaces
1
Control Interface
HDLC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Protocol
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC145574APB
Manufacturer:
ON
Quantity:
1 500
Part Number:
MC145574APB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC145574APB
Manufacturer:
MOT
Quantity:
22
Part Number:
MC145574APB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC145574APB
Quantity:
3 650
Company:
Part Number:
MC145574APB
Quantity:
930
Part Number:
MC145574APBR2
Manufacturer:
MOTOROLA
Quantity:
742
Part Number:
MC145574APBR2
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
13–2
13.1.3.1
13.1.3
In slave mode, the IDL2/GCI interface frame sync and clock are inputs, and the S/T loop interface
timing is slaved to these inputs. In master mode, the IDL2/GCI interface frame sync and clock are
outputs; these signals being derived from the 15.36 MHz XTAL oscillator. The S/T loop interface timing,
however, is always slaved to the IDL2/GCI frame sync.
Therefore, in NT mode, the S/T loop interface timing is always slaved to the IDL2/GCI frame sync.
The source of this timing can be selected to be from the IDL2/GCI driver (slave mode) or from the
NT device itself (master mode).
NT master mode will be referred to as NTM, and NT slave mode as NTS.
It is also possible to select NTM by writing to the SCP control bit BR7(3). Or alternatively in TE or
NT mode, master selection can be made via OR8(3). The master/slave pin is internally OR’d with
these SCP bits and should be held low if register is to be used.
NT1 Star and NT Terminal Modes
In NT mode, two further mode extensions can be selected via control bits accessible through the SCP.
These NT mode extensions have no effect on the IDL2 interface, but alter the operation of other pins
to perform the desired functions. These two modes are called NT1 Star and NT Terminal.
NT1 Star Mode
Appendix B of ANSI T1.605 describes an example of an NT that will support multiple T interfaces.
This is to accommodate multipoint operation with more than eight TEs. The MC145574 can be config-
ured for NT1 Star mode of operation. This mode is for use in wire OR’ing multiple NT–configured
S/T chips on the IDL2 side. Each NT has a common FSC, DCL, D out , and D in , as shown in Figure
13–2. Each NT is then connected to its own individual S/T loop containing either a single TE or a
group of TEs. As such, the contention for either of the B channels or for the D channel is now extended
from a single passive bus to a grouping of passive busses.
ISDN employs the use of HDLC data on the D channel. Access to either of the B channels is requested
and either granted or denied by the user sending layer 2 frames on the D channel. In normal operation
where there is only one NT, the TEs are granted access to the D channel in accordance with their
priority and class. By counting the required number of E channel echo bits being 1, the TEs know
when the D channel is clear. Thus, in the NT1 Star mode of operation, where there are multiple passive
busses competing for the same B1, B2, and D channels, the same E echo channel must be transmitted
from each NT to its passive bus. This is accomplished in the MC145574 by means of the ANDIN,
ANDOUT, and ECHO IN pins.
Figure 13–2 shows how to connect the multiple number of NTs in the NT1 Star mode. Successive
connection of the ANDOUT (this is the output of an internal AND gate whose inputs are the demodu-
lated D bits and the data on the ANDIN pin) and ANDIN pins, and the common connections of the
ECHO IN pins, succeeds in sending the same E echo channel to each group of TE(s). To configure
a series of NTs for NT1 Star mode, BR13(7) must be set to 1 in each NT. Data transmitted on Tx
in NT1 Star mode will have the following format: a logic 0 is V SS ; a logic 1 causes D out to go to a
high–impedance state. This then permits the series wire OR’ing of the IDL2 bus. Note that one of
the NTs must have its ANDIN pin pulled high.
NT1 Star mode is not applicable to the NT using the GCI interface.
TQFP Pin 3
TQFP Pin 5
TQFP Pin 6
TQFP Pin 7
Pin
SOIC Pin 6
SOIC Pin 8
SOIC Pin 9
SOIC Pin 10
MC145574
Table 13–1. Pin Operations
FIX
High–Z
Tie–Low
Tie–Low
NT
FIX
ANDOUT
ANDIN
ECHO IN
NT1 Star
T_IN
DGRANT
DREQUEST
CLASS
NT Terminal
MOTOROLA

Related parts for MC145574APB