MC145574APB Freescale Semiconductor, MC145574APB Datasheet - Page 70

• Manufacturer Part Number: MC145574APB
• Description: IC TRANSCEIVER ISDN 32-LQFP
• Manufacturer: Freescale Semiconductor
• Type: Transceiverr

Specifications of MC145574APB

• Voltage - Supply: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 32-LQFP
• Number Of Line Interfaces: 1
• Control Interface: HDLC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Drivers/receivers: -
• Protocol: -
• Lead Free Status / Rohs Status: Not Compliant

8–2
8.2
NOTE: All values in hexadecimal unless shown otherwise.
NR0
This register is a read/write register and can be reset by a hardware reset. A per–bit description of
nibble register 0 (NR0) follows.
NR0(3) — Software Reset
When NR0(3) is 0, the MC145574 functions normally. When this bit is set to 1, a software reset is
applied to the internal circuits of the S/T transceiver. The effect of the software reset is the equivalent
of holding the external reset input low (hardware reset), except that NR0(3:0) is not reset. Thus, when
this bit is set, all internal registers (except NR0) are returned to their initial state. Application of either
a hardware or software reset has the effect of re–initializing all the internal registers; it does not prevent
access to the SCP. Note that NR0(3) is a read/write bit.
NR0(2) — Transmit Power–Down
When NR0(2) is 0, the S/T transceiver functions normally. When NR0(2) is set to 1, the S/T transceiver
enters a power conservation mode. In this mode the transmit section of the transceiver is held in the
INFO 0 state and IDL2 Tx is held in the “idle 1s” condition. When NR0(2) = 1, the receive circuitry
of the transceiver is still functional, allowing an interrupt to be generated in the event of a change
in state of the received signal. Note that NR0(2) is a read/write bit. This bit has no effect on the operation
of the SCP. If BR13(1) is set, the S/T transceiver outputs data on D out .
NR0(1) — Absolute Minimum Power
When this bit is 0, the MC145574 functions normally. When this bit is set to 1, the chip enters a power
conservation mode. In this mode a software reset is applied to the chip, all circuits are initialized, all
clocking of the device is blocked, and the nonessential bias to the analog functions of the transceiver
are removed such that the device consumes the absolute minimum amount of power. The transmit
section of the chip is held in the INFO 0 state and IDL2 Tx is held in the “idle 1s” condition. Note
that NR0(1) is a read/write bit. This bit has no effect on the operation of the SCP. In this mode, only
the SCP can operate.
NR0(0) — Return to Normal
When this bit is 0, the MC145574 functions normally. When this bit is 1, the following bits are reset:
Note that NR0(0) is a read/write bit.
NR0
NR1
NR2
NR3
NR4
NR5
NR6
NR0
BR11(0) 96 kHz Test Signal
BR11(1) External S/T Loopback
BR6(7:0)
IDL TE
Table 8–3. Nibble Register Initialization After Any Reset
Software Reset
0
0
0
8
0
0
0
b3
rw
MC145574
Transmit Power–Down
IDL NT
0
0
0
0
0
0
0
b2
rw
Absolute Minimum
GCI TE
0
0
0
8
0
0
0
Power
b1
rw
Return to Normal
MOTOROLA
GCI NT
0
0
0
0
0
0
0
b0
rw