MC145574APB Freescale Semiconductor, MC145574APB Datasheet - Page 81

• Manufacturer Part Number: MC145574APB
• Description: IC TRANSCEIVER ISDN 32-LQFP
• Manufacturer: Freescale Semiconductor
• Type: Transceiverr

Specifications of MC145574APB

• Voltage - Supply: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 32-LQFP
• Number Of Line Interfaces: 1
• Control Interface: HDLC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Drivers/receivers: -
• Protocol: -
• Lead Free Status / Rohs Status: Not Compliant

MOTOROLA
9.7
9.8
BR5
BR5(7:0) is the output of an 8–bit binary counter. This counter counts the number of unbalanced frames.
A frame in which the total number of positive pulses is different from the total number of negative
pulses constitutes an unbalanced frame. BR5(7:0) is applicable to both NT and TE modes of operation.
It is a read/write register, thereby allowing the user to program the counter to a predetermined value.
The counter is initialized to “100” by a hardware/software reset. Note that the counter, upon reaching
a value of “FF”, will not roll over; i.e., it will remain at “FF” until the user rewrites a starting value.
Note that BR5(7) is the MSB of the counter and BR5(0) is the LSB.
BR6
BR6(7) — B1 S/T Loopback Transparent
This bit is a read/write bit and is applicable to both NT and TE modes of operation. When this bit
is 0, the device functions normally. When this bit is 1, the device enters a “B1 S/T Loopback Transparent
Mode”. In this mode, data entering the device from RxP/PxN in the B1 timeslot is demodulated and
remodulated back out on TxP/TxN in the B1 timeslot. The demodulated B1 data continues to present
itself on IDL2 Tx in the B1 timeslot (hence, the term “transparent”). Data entering the part from IDL2
Rx in the B1 timeslot is ignored. This bit is reset to 0 by either a software reset, a hardware reset,
or in the “return to normal” mode (NR0(0) = 1).
BR6(6) — B1 S/T Loopback Non–Transparent
This bit is a read/write bit and is applicable to both NT and TE modes of operation. When this bit
is 0 the device functions normally. When this bit is 1, the device enters a “B1 S/T Loopback Non–Trans-
parent Mode”. In this mode, data entering the device from RxP/RxN in the B1 timeslot is demodulated
and remodulated back out on TxP/TxN in the B1 timeslot. Data entering the part from IDL2 Rx in
the B1 timeslot is ignored. IDL2 Tx ignores the demodulated B1 data, presenting in its stead the “idle
1s” condition in the IDL2 Rx B1 timeslot (hence, the term “non–transparent”). This bit is reset to 0
by either a software reset, a hardware reset, or in the “return to normal” mode (NR0(0) = 1).
BR6(5) — B2 S/T Loopback Transparent
This bit is a read/write bit and is applicable to both NT and TE modes of operation. When this bit
is 0, the device functions normally. When this bit is 1, the device enters a “B2 S/T Loopback Transparent
Mode”. In this mode, data entering the device from RxP/RxN in the B2 timeslot is demodulated and
remodulated back out on TxP/TxN in the B2 timeslot. The demodulated B2 data continues to present
itself on IDL2 Tx in the B2 timeslot (hence, the term “transparent”). Data entering the part from IDL2
Rx in the B2 timeslot is ignored. This bit is reset to 0 by either a software reset, a hardware reset,
or in the “return to normal” mode (NR0(0) = 1).
BR6(4) — B2 S/T Loopback Non–Transparent
This bit is a read/write bit and is applicable to both NT and TE modes of operation. When this bit
is 0, the device functions normally. When this bit is 1, the device enters a “B2 S/T Loopback Non–Trans-
parent Mode”. In this mode, data entering the device from RxP/RxN in the B2 timeslot is demodulated
and remodulated back out of TxP/TxN in the B2 timeslot. Data entering the part from IDL2 Rx in the
BR5
BR6
Transparent
Loopback
B1 S/T
BPV7
(7)
(7)
Transparent
Loopback
B1 S/T
BPV6
Non–
(6)
(6)
Transparent
Loopback
B2 S/T
BPV5
(5)
(5)
MC145574
Transparent
Loopback
B2 S/T
BPV4
Non–
(4)
(4)
Transparent
Loopback
IDL2 B1
BPV3
(3)
(3)
Transparent
Loopback
IDL2 B1
BPV2
Non–
(2)
(2)
Transparent
Loopback
IDL2 B2
BPV1
(1)
(1)
Transparent
Loopback
IDL2 B2
BPV0
Non–
(0)
(0)
9–5