CS4525-CNZ Cirrus Logic Inc, CS4525-CNZ Datasheet - Page 24

IC AMP AUDIO PWR 30W QUAD 48QFN

CS4525-CNZ

Manufacturer Part Number
CS4525-CNZ
Description
IC AMP AUDIO PWR 30W QUAD 48QFN
Manufacturer
Cirrus Logic Inc
Series
Popguard®r
Type
Class Dr
Datasheet

Specifications of CS4525-CNZ

Output Type
2-Channel (Stereo) or 4-Channel (Quad)
Package / Case
48-QFN
Max Output Power X Channels @ Load
30W x 1 @ 4 Ohm; 15W x 2 @ 8 Ohm
Voltage - Supply
8 V ~ 18 V
Features
ADC, Depop, I²C, I²S, Mute, PWM, Short-Circuit and Thermal Protection, Volume Control
Mounting Type
Surface Mount
Product
Class-D
Output Power
30 W
Thd Plus Noise
10 %
Operating Supply Voltage
2.5 V to 5 V
Supply Current
54 mA
Maximum Power Dissipation
180 mW
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Audio - Load Impedance
4 Ohms, 6 Ohms, 8 Ohms
Audio Load Resistance
8 Ohms, 4 Ohms
Minimum Operating Temperature
0 C
Supply Voltage (max)
5.25 V
Supply Voltage (min)
2.375 V
Amplifier Class
D
No. Of Channels
4
Supply Voltage Range
8V To 18V
Load Impedance
4ohm
Operating Temperature Range
0°C To +70°C
Amplifier Case Style
QFN
No. Of Pins
48
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1586 - REFERENCE BOARD FOR CS4525 PWM
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1264

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4525-CNZ
Manufacturer:
CRYSTAL
Quantity:
329
Part Number:
CS4525-CNZ
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
CS4525-CNZR
Manufacturer:
CIRRUSLOGICINC
Quantity:
20 000
24
I²C CONTROL PORT SWITCHING SPECIFICATIONS
AGND = DGND = PGND = 0 V; T
Notes:
SCL Clock Frequency
RST Rising Edge to Start
Bus Free Time Between Transmissions
Start Condition Hold Time (prior to first clock pulse)
Clock Low time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling
SDA Setup time to SCL Rising
Rise Time of SCL and SDA
Fall Time SCL and SDA
Setup Time for Stop Condition
Acknowledge Delay from SCL Falling
16. Data must be held for sufficient time to bridge the transition time, t
RST
SDA
SCL
Parameter
Stop
t irs
t buf
A
= 25°C; VD = 3.3 V; Inputs: Logic 0 = DGND; Logic 1 = VD; SDA C
Start
Figure 11. Control Port Timing - I²C
t hdst
t
low
t
hdd
(Note 16)
t high
t sud
Symbol
t
t
t
t
t
t
t
t
t
susp
f
hdst
high
sust
t
hdd
sud
t
ack
buf
low
t
scl
irs
rc
fc
Repeated
t sust
Start
t
hdst
t r
Min
fc
500
250
300
4.7
4.0
4.7
4.0
4.7
4.7
10
, of SCL.
-
-
-
t f
Stop
t susp
Max
1000
100
300
1
-
-
-
-
-
-
-
-
-
L
CS4525
DS726PP2
= 30 pF.
Unit
kHz
ns
µs
µs
µs
µs
µs
ns
ns
µs
ns
µs
ns

Related parts for CS4525-CNZ