SAM7X128 Atmel Corporation, SAM7X128 Datasheet - Page 103

• Manufacturer Part Number: SAM7X128
• Manufacturer: Atmel Corporation

Specifications of SAM7X128

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 55 MHz
• Cpu: ARM7TDMI
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 62
• Ext Interrupts: 62
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 2
• Twi (i2c): 1
• Uart: 3
• Can: 1
• Ssc: 1
• Ethernet: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.3
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

19. Embedded Flash Controller (EFC)
19.1
19.2
19.2.1
6120I–ATARM–06-Apr-11
Overview
Functional Description
Embedded Flash Organization
The Embedded Flash Controller (EFC ) is a part of the Memory Controller and ensures the inter-
face of the Flash block with the 32-bit internal bus. It increases performance in Thumb Mode for
Code Fetch with its system of 32-bit buffers. It also manages the programming, erasing, locking
and unlocking sequences using a full set of commands.
The AT91SAM7X512 is equipped with two EFCs, EFC0 and EFC1. EFC1 does not feature the
Security bit and GPNVM bits. The Security and GPNVM bits embedded only on EFC0 apply to
the two blocks in the AT91SAM7X512.
The Embedded Flash interfaces directly to the 32-bit internal bus. It is composed of several
interfaces:
The Embedded Flash size, the page size and the lock region organization are described in the
product definition section.
Table 19-1.
• One memory plane organized in several pages of the same size
• Two 32-bit read buffers used for code read optimization (see
• One write buffer that manages page programming. The write buffer size is equal to the page
• Several lock bits used to protect write and erase operations on lock regions. A lock region is
• Several general-purpose NVM bits. Each bit controls a specific feature in the device. Refer to
104).
size. This buffer is write-only and accessible all along the 1 MByte address space, so that
each word can be written to its final address (see
composed of several consecutive pages, and each lock region has its associated lock bit.
the product definition section to get the GPNVM assignment.
SAM7X512
32
3
Product Specific Lock and General-purpose NVM Bits
SAM7X256
16
3
SAM7X128
3
8
“Write Operations” on page
Denomination
Number of General-purpose NVM bits
Number of Lock Bits
SAM7X512/256/128
“Read Operations” on page
106).
103