SAM3X8C Atmel Corporation, SAM3X8C Datasheet - Page 721

• Manufacturer Part Number: SAM3X8C
• Manufacturer: Atmel Corporation

33.8.7
33.8.7.1
33.8.7.2
33.8.8
33.8.9
11057A–ATARM–17-Feb-12
11057A–ATARM–17-Feb-12
Using the Peripheral DMA Controller (PDC)
SMBUS Quick Command (Master Mode Only)
Read-write Flowcharts
Data Transmit with the PDC
Data Receive with the PDC
The use of the PDC significantly reduces the CPU load.
To assure correct implementation, respect the following programming sequences:
The TWI interface can perform a Quick Command:
Figure 33-14. SMBUS Quick Command
The following flowcharts shown in
33-18 on page
read and write operations. A polling or interrupt method can be used to check the status bits.
The interrupt method requires that the interrupt enable register (TWI_IER) be configured first.
1. Initialize the transmit PDC (memory pointers, size, etc.).
2. Configure the master mode (DADR, CKDIV, etc.).
3. Start the transfer by setting the PDC TXTEN bit.
4. Wait for the PDC end TX flag.
5. Disable the PDC by setting the PDC TXDIS bit.
1. Initialize the receive PDC (memory pointers, size - 1, etc.).
2. Configure the master mode (DADR, CKDIV, etc.).
3. Start the transfer by setting the PDC RXTEN bit.
4. Wait for the PDC end RX flag.
5. Disable the PDC by setting the PDC RXDIS bit.
1. Configure the master mode (DADR, CKDIV, etc.).
2. Write the MREAD bit in the TWI_MMR register at the value of the one-bit command to
3. Start the transfer by setting the QUICK bit in the TWI_CR.
be sent.
725,
Figure 33-19 on page 726
TXCOMP
Write QUICK command in TWI_CR
TXRDY
TWD
Figure 33-16 on page
S
DADR
and
Figure 33-20 on page 727
R/W
723,
A
Figure 33-17 on page
P
SAM3X/A
SAM3X/A
give examples for
724,
Figure
721
721