IDT72V51556L7-5BB8 IDT, Integrated Device Technology Inc, IDT72V51556L7-5BB8 Datasheet
IDT72V51556L7-5BB8
Specifications of IDT72V51556L7-5BB8
Related parts for IDT72V51556L7-5BB8
IDT72V51556L7-5BB8 Summary of contents
Page 1
FEATURES: • • • • • Choose from among the following memory density options: IDT72V51546 Total Available Memory = 1,179,648 bits IDT72V51556 Total Available Memory = 2,359,296 bits • • ...
Page 2
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits DESCRIPTION: The IDT72V51546/72V51556 multi-queue flow-control devices are single chip within which anywhere between 1 and 32 discrete FIFO queues can be setup. All queues within ...
Page 3
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits WCLK WEN 8 WRADD Write Control Logic WADEN Write Pointers PAF FSTR 8 General Flag PAFn Monitor FSYNC FXO FXI FF Active Q Flags PAF ...
Page 4
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN CONFIGURATION A1 BALL PAD CORNER A D14 D13 D12 D10 B D15 D16 D11 D9 C D17 D18 D19 D8 D D20 D21 D22 ...
Page 5
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits DETAILED DESCRIPTION MULTI-QUEUE STRUCTURE The IDT multi-queue flow-control device has a single data input port and single data output port with FIFO ...
Page 6
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits port is supplied with an additional status flag, “Packet Ready”. The Packet Ready (PR) flag in conjunction with Output Valid (OV) indicates when at least ...
Page 7
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN DESCRIPTIONS Symbol & Name I/O TYPE Pin No. BM Bus Matching LVTTL (L14) INPUT D[35:0] Data Input Bus LVTTL Din INPUT (See Pin No. ...
Page 8
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN DESCRIPTIONS (CONTINUED) Symbol & Name I/O TYPE Pin No. PAFn Flag Bus FSTR LVTTL (R4) Strobe INPUT PAFn Bus Sync FSYNC LVTTL OUTPUT during ...
Page 9
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN DESCRIPTIONS (CONTINUED) Symbol & Name I/O TYPE Pin No. OV Output Valid Flag LVTTL (P9) OUTPUT device data output port, Qout. This flag is ...
Page 10
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN DESCRIPTIONS (CONTINUED) Symbol & Name I/O TYPE Pin No. PRS Partial Reset LVTTL (T8) INPUT Q[35:0] Data Output Bus LVTTL OUTPUT of RCLK provided ...
Page 11
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN DESCRIPTIONS (CONTINUED) Symbol & Name I/O TYPE Pin No. SENI Serial Input Enable LVTTL (Continued) INPUT (M2) SENO Serial Output LVTTL OUTPUT has been ...
Page 12
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PIN DESCRIPTIONS (CONTINUED) Symbol & Name I/O TYPE Pin No. WCLK Write Clock LVTTL (Continued) INPUT (T7) WEN Write Enable LVTTL (T6) INPUT WRADD Write ...
Page 13
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits ABSOLUTE MAXIMUM RATINGS Symbol Rating V Terminal Voltage TERM with respect to GND T Storage Temperature STG I DC Output Current OUT NOTE: 1. Stresses ...
Page 14
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits AC TEST LOADS Ω I/O Figure 2a. AC Test Load AC TEST CONDITIONS Input Pulse Levels Input Rise/Fall Times Input Timing ...
Page 15
... Industrial temperature range product for the 7-5ns is available as a standard device. All other speed grades available by special order. 2. Values guaranteed by design, not currently tested. = 3.3V ± 0.15V 40°C to +85°C; JEDEC JESD8-A compliant Commercial Com'l & Ind'l IDT72V51546L6 IDT72V51546L7-5 IDT72V51556L6 IDT72V51556L7-5 Min. Max. Min. — 166 — 0.6 3.7 0.6 6 — ...
Page 16
... Industrial temperature range product for the 7-5ns is available as a standard device. All other speed grades available by special order. 2. Values guaranteed by design, not currently tested. = 3.3V ± 0.15V 40°C to +85°C; JEDEC JESD8-A compliant Commercial Com'l & Ind'l IDT72V51546L6 IDT72V51546L7-5 IDT72V51556L6 IDT72V51556L7-5 Min. Max. Min. 0.6 3.7 0.6 0.6 3.7 0.6 0.6 3 ...
Page 17
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits FUNCTIONAL DESCRIPTION MASTER RESET A Master Reset is performed by toggling the MRS input from HIGH to LOW to HIGH. During a master reset all ...
Page 18
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits queue device is used, the completion of device programming is signaled by the SENO output of a device going from HIGH to LOW. Note, that ...
Page 19
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits READ QUEUE SELECTION AND READ OPERATION (STANDARD MODE) The IDT72V51546/72V51556 multi-queue flow-control devices can be configured maximum of 32 queues which data ...
Page 20
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits (REOP). The minimum size for a packet is four words (SOP, two words of data and EOP). The almost empty flag bus becomes the “Packet ...
Page 21
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits TABLE 5 — PACKET MODE VALID BYTE TMOD1 (D33) RMOD1 (Q33) NOTE: Packet Mode is only available when the Input Port and Output Port are ...
Page 22
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits NULL QUEUE OPERATION (OF THE READ PORT) Pipelining of data to the output port enables the device to provide 100% bus utilization in standard mode. ...
Page 23
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits only the queue that is selected for write operations has its full status output to the FF flag. This dedicated flag is often referred to ...
Page 24
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits ALMOST FULL FLAG As previously mentioned the multi-queue flow-control device provides a single Programmable Almost Full flag output, PAF. The PAF flag output provides a ...
Page 25
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits TABLE 4 — FLAG OPERATION BOUNDARIES & TIMING Output Valid, OV Flag Boundary I/O Set-Up OV Goes LOW after 1 In36 to out36 (Almost Empty ...
Page 26
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits TABLE 4 — FLAG OPERATION BOUNDARIES & TIMING (CONTINUED) Programmable Almost Empty Flag, PAE Boundary I/O Set-Up in36 to out36 (Both ports selected for same ...
Page 27
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits PAFn - DIRECT BUS LOW at master reset then the PAFn bus operates in Direct (addressed) mode. In direct mode the user ...
Page 28
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits Quadrants can be selected on consecutive clock cycles, that is the quadrant on the PAEn/PRn bus can change every RCLK cycle. Also, data can be ...
Page 29
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits BYTE ORDER ON INPUT PORT: BYTE ORDER ON OUTPUT PORT ...
Page 30
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits MRS t RSS WEN REN t RSS SENI t RSS FSTR, ESTR t RSS WADEN, RADEN t RSS ID0, ID1, ID2 t RSS OW, IW, ...
Page 31
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits w-2 WCLK t QS WADEN WEN t AS WRADD Qx FF PAF Active Bus PAF-Qx (5) PRS RCLK REN t QS RADEN t AS RDADD ...
Page 32
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 32 TEMPERATURE RANGES ...
Page 33
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 33 TEMPERATURE RANGES ...
Page 34
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 34 TEMPERATURE RANGES ...
Page 35
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits WCLK t ENS WEN RCLK REN Qout Last Word Read Out of Queue OV NOTES has previously ...
Page 36
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 36 TEMPERATURE RANGES ...
Page 37
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 37 TEMPERATURE RANGES ...
Page 38
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits *A* *B* RCLK t ENS REN RDADD RADEN Qout (Device 1) OV HIGH-Z ...
Page 39
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits *A* *B* RCLK t t ENS ENH REN t AS RDADD t QS RADEN OUT ...
Page 40
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 40 TEMPERATURE RANGES ...
Page 41
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 41 TEMPERATURE RANGES ...
Page 42
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 42 TEMPERATURE RANGES ...
Page 43
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 43 TEMPERATURE RANGES ...
Page 44
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits NULL QUEUE RCLK t AS RDADD t QS RADEN REN t A Qout Q1 Wn-3 Q1 Wn-2 OV NOTES: 1. The purpose of the Null ...
Page 45
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits *A* WCLK WEN WRADD WADEN Din PAF HIGH-Z (Device 1) PAF (Device 2) ...
Page 46
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits *A* *B* RCLK REN HIGH RDADD RADEN HIGH-Z Qout PAE HIGH-Z (Device 1) ...
Page 47
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits RCLK Device 1 Quadrant 2 RDADD 001xxx10 t t STS STH ESTR PAEn/ PRn NOTES: 1. Quadrants can be selected on ...
Page 48
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits *A* WCLK WADEN FSTR t ENS WEN WRADD D5Q24 100 11000 Wp Dn Writes to Previous Q ...
Page 49
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits *A* RCLK RADEN ESTR REN RDADD D0Q31 000 11111 OE t OLZ Qout W Prev. Q WCLK ...
Page 50
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 50 TEMPERATURE RANGES ...
Page 51
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL 51 TEMPERATURE RANGES ...
Page 52
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits Serial Programming Data Input Serial Enable Data Bus Write Clock Write Enable Write Queue Select Write Address Full Strobe Programmable Almost Full Full Sync1 Full ...
Page 53
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits JTAG INTERFACE Five additional pins (TDI, TDO, TMS, TCK and TRST) are provided to support the JTAG boundary scan interface. The IDT72V51546/72V51556 incorporates the necessary ...
Page 54
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits 1 0 Input = TMS NOTES: 1. Five consecutive TCK cycles with TMS = 1 will reset the TAP. 2. TAP controller does not automatically ...
Page 55
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits THE INSTRUCTION REGISTER The Instruction register allows an instruction to be shifted in serially into the processor at the rising edge of TCLK. The Instruction ...
Page 56
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits HIGH-IMPEDANCE The optional High-Impedance instruction sets all outputs (including two-state as well as three-state types disabled (high-impedance) state and selects ...
Page 57
IDT72V51546/72V51556 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits t 1 TCK t 3 TDI/ TMS TDO t 6 TRST t 5 SYSTEM INTERFACE PARAMETERS Parameter Symbol Test Conditions Data Output t DO (1) ...
Page 58
ORDERING INFORMATION IDT XXXXX X XX Device Type Power Speed NOTE: 1. Industrial temperature range product for the 7-5ns is available as a standard device. All other speed grades available by special order. DATASHEET DOCUMENT HISTORY 10/12/2001 pgs ...