EVB9221-MINI SMSC, EVB9221-MINI Datasheet - Page 63

EVALUATION BOARD LAN9221-ABZJ

EVB9221-MINI

Manufacturer Part Number
EVB9221-MINI
Description
EVALUATION BOARD LAN9221-ABZJ
Manufacturer
SMSC
Datasheet

Specifications of EVB9221-MINI

Main Purpose
Interface, Ethernet Controller (PHY and MAC)
Embedded
No
Utilized Ic / Part
LAN9221
Primary Attributes
1 Port, 100BASE-TX/10BASE-T
Secondary Attributes
16-Bit, HP Auto-MDIX, Full and Half Duplex Support, 32-Bit CRC
Processor To Be Evaluated
LAN9221
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
638-1074
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
Datasheet
SMSC LAN9221/LAN9221i
3.13.1
RX Slave PIO Operation
Using PIO mode, the host can either implement a polling or interrupt scheme to empty the received
packet out of the RX data FIFO. The host will remain in the idle state until it receives an indication
(interrupt or polling) that data is available in the RX data FIFO. The host will then read the RX status
FIFO to get the packet status, which will contain the packet length and any other status information.
The host should perform the proper number of reads, as indicated by the packet length plus the start
offset and the amount of optional padding added to the end of the frame, from the RX data FIFO.
Figure 3.18 Host Receive Routine Using Interrupts
Figure 3.19 Host Receive Routine with Polling
Last Packet
Last Packet
DATASHEET
RX_FIFO_
Read RX
Read RX
DWORD
Read RX
Read RX
DWORD
Packet
Packet
Status
Status
Read
Idle
init
INf
init
63
Valid Status DWORD
RX Interrupt
Not Last Packet
Not Last Packet
Revision 2.7 (03-15-10)

Related parts for EVB9221-MINI