ATTINY24-15MZ Atmel, ATTINY24-15MZ Datasheet - Page 152

• Manufacturer Part Number: ATTINY24-15MZ
• Description: MCU AVR 2K FLASH 15MHZ 20-QFN
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY24-15MZ

• Package / Case: 20-QFN Exposed Pad
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Speed: 16MHz
• Number Of I /o: 12
• Eeprom Size: 128 x 8
• Core Processor: AVR
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Program Memory Size: 2KB (2K x 8)
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Connectivity: USI
• Core Size: 8-Bit
• Cpu Family: ATtiny
• Device Core: AVR
• Device Core Size: 8b
• Frequency (max): 16MHz
• Interface Type: SPI/UART
• Total Internal Ram Size: 128Byte
• # I/os (max): 12
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 20
• Package Type: QFN EP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

18.10.3
18.10.3.1
18.10.3.2
152
Atmel ATtiny24/44/84 [Preliminary]
ADCL and ADCH – ADC Data Register
ADLAR = 0
ADLAR = 1
Table 18-6.
When an ADC conversion is complete, the result is found in these two registers.
When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently,
if the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read
ADCH. Otherwise, ADCL must be read first, then ADCH.
The ADLAR bit in ADCSRB, and the MUXn bits in ADMUX affect the way the result is read
from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the
result is right adjusted.
• ADC9:0: ADC Conversion Result
These bits represent the result from the conversion, as detailed in
on page
Bit
0x05 (0x25)
0x04 (0x24)
Read/Write
Initial Value
Bit
0x05 (0x25)
0x04 (0x24)
Read/Write
Initial Value
ADPS2
146.
1
1
1
1
ADC Prescaler Selections (Continued)
ADC7
ADC9
ADC1
15
15
R
R
R
R
–
7
0
0
7
0
0
ADC6
ADC8
ADC0
14
14
R
R
ADPS1
–
6
0
0
R
R
6
0
0
0
0
1
1
ADC5
ADC7
13
13
R
R
–
5
0
0
R
R
–
5
0
0
ADC4
ADC6
12
12
R
R
–
4
0
0
R
R
–
4
0
0
ADPS0
0
1
0
1
ADC3
ADC5
11
11
R
R
–
3
0
0
R
R
–
3
0
0
ADC2
ADC4
10
10
R
R
–
2
0
0
R
R
–
2
0
0
“ADC Conversion Result”
ADC9
ADC1
ADC3
Division Factor
R
R
9
1
0
0
R
R
9
–
1
0
0
128
16
32
64
ADC8
ADC0
ADC2
R
R
8
0
0
0
R
R
8
–
0
0
0
7701D–AVR–09/10
ADCH
ADCL
ADCH
ADCL