R5F61668MZN50FPV Renesas Electronics America, R5F61668MZN50FPV Datasheet - Page 981

MCU FLASH 1024K ROM 144-LQFP

R5F61668MZN50FPV

Manufacturer Part Number
R5F61668MZN50FPV
Description
MCU FLASH 1024K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61668MZN50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Ram Size
56K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61668MZN50FPV
Manufacturer:
REA
Quantity:
5
Part Number:
R5F61668MZN50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
20.3.22 Endpoint Stall Register (EPSTL)
The bits in EPSTL are used to forcibly stall the endpoints on the application side. While a bit is set
to 1, the corresponding endpoint returns a stall handshake to the host. The stall bit for endpoint 0
is cleared automatically on reception of 8-byte command data for which decoding is performed by
the function and the EP0 STL bit is cleared. When the SETUPTS flag in the IFR0 register is set to
1, writing 1 to the EP0 STL bit is ignored. For detailed operation, see section 20.7, Stall
Operations.
Bit
7
6
5
4
3
2
1
0
Bit
Bit Name
Initial Value
R/W
Bit Name
EP3STL
EP2STL
EP1STL
EP0STL
R
7
0
Initial
Value
0
0
0
0
0
0
0
0
R
6
0
R/W
R
R
R
R
R/W
R/W
R/W
R/W
R
5
0
Description
Reserved
These bits are always read as 0. The write value
should always be 0.
EP3 Stall
When this bit is set to 1, endpoint 3 is placed in the
stall state.
EP2 Stall
When this bit is set to 1, endpoint 2 is placed in the
stall state.
EP1 Stall
When this bit is set to 1, endpoint 1 is placed in the
stall state.
EP0 Stall
When this bit is set to 1, endpoint 0 is placed in the
stall state.
R
4
0
EP3STL
R/W
3
0
Rev. 1.00 Jan. 29, 2010 Page 949 of 1380
Section 20 USB Function Module (USB)
EP2STL
R/W
2
0
EP1STL
R/W
1
0
REJ09B0596-0100
EP0STL
R/W
0
0

Related parts for R5F61668MZN50FPV