MAXQ3108-FFN+ Maxim Integrated Products, MAXQ3108-FFN+ Datasheet - Page 9

• Manufacturer Part Number: MAXQ3108-FFN+
• Description: IC MCU DUAL-CORE 16BIT 28-TSSOP
• Manufacturer: Maxim Integrated Products
• Series: MAXQ™r

Specifications of MAXQ3108-FFN+

• Core Processor: RISC
• Core Size: 16-Bit
• Speed: 10MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 21
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Ram Size: 11K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-TSSOP
• Processor Series: MAXQ
• Core: RISC
• Data Bus Width: 16 bit
• Data Ram Size: 2 KB
• Interface Type: I2C, JTAG, SPI
• Maximum Clock Frequency: 10 MHz
• Number Of Programmable I/os: 22
• Number Of Timers: 2
• Operating Supply Voltage: 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

movement involves only source and destination mod-
ules, circuit switching activities are limited to active
modules only. For power-conscious applications, this
approach localizes power dissipation and minimizes
switching noise. The modular architecture also provides
maximum flexibility and reusability, which are important
for a microprocessor used in embedded applications.
The MAXQ instruction set is designed to be highly
orthogonal. All arithmetical and logical operations can
use any register along with the accumulator. Data move-
ment is supported from any register to any other regis-
ter. Memory is accessed through specific data pointer
registers with auto increment/decrement support.
The MAXQ3108 supports a pseudo-Von Neumann
memory structure that can merge program and data into
a linear memory map. This is accomplished by mapping
the data memory into the program space or mapping
the program memory segment into the data space.
Memory access is under the control of the memory man-
agement unit (MMU). During flash programming, the
MMU maps the flash memory into data space, and the
built-in firmware provides necessary controls to the
Figure 1. Memory Map
0xA800
0xA000
0x8000
0x0000
UTILITY ROM
RAM 0.5kW
_______________________________________________________________________________________
FLASH
CODE
32kW
2kW
Low-Power, Dual-Core Microcontroller
0xA000
0x8000
0x0800
0x0000
WHEN EXECUTING FROM FLASH
UTILITY ROM
Memory
RAM 0.5kW
DATA
2kW
WHEN EXECUTING FROM UTILITY ROM
embedded flash memory for all read/erase/write opera-
tions when the ROM loader is invoked. Additionally,
when the DSPCore is disabled, all its code SRAM (8KB)
is mapped into the data SRAM space of the UserCore.
This allows streamlined reconfiguration of the DSP code
memory or a larger data SRAM for applications not
employing DSPCore operation.
The MAXQ3108 incorporates the following:
• 4KB utility ROM
• 64KB program flash
• 2KB SRAM data memory
• 8KB program SRAM (DSPCore)
• 1KB SRAM data memory (DSPCore)
The MMU operates automatically and maps data mem-
ory as a function of the contents of the instruction point-
er; that is, the execution location controls the structure
of the data memory map. The only constraint is that no
memory region is available as data when code is being
fetched from that region. For example, when executing
from flash, flash cannot be read as data. But changing
the execution location to the utility ROM through a sub-
routine call allows the flash memory to be read as data.
0x8000
0x0800
0x0000
RAM 0.5kW
FLASH
DATA
32kW
0xA000
0x8000
0x0000
WHEN EXECUTING FROM RAM
UTILITY ROM
FLASH
DATA
32kW
2kW
9