C8051F330 Silicon Laboratories Inc, C8051F330 Datasheet - Page 141

no-image

C8051F330

Manufacturer Part Number
C8051F330
Description
IC 8051 MCU 8K FLASH 20MLP
Manufacturer
Silicon Laboratories Inc
Series
C8051F33xr
Datasheet

Specifications of C8051F330

Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
POR, PWM, Temp Sensor, WDT
Number Of I /o
17
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-QFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F330
Manufacturer:
SILICON
Quantity:
359
Part Number:
C8051F330
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F330-GM
Manufacturer:
SiliconL
Quantity:
6 420
Part Number:
C8051F330-GM
Manufacturer:
SILICON
Quantity:
121
Part Number:
C8051F330-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F330-GM-15T
Manufacturer:
SILICON
Quantity:
3 741
Part Number:
C8051F330-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F330-GMR
0
Company:
Part Number:
C8051F330-GMR
Quantity:
32 000
Part Number:
C8051F330GM
Manufacturer:
SILLAB
Quantity:
4 419
15.6. SMBus Status Decoding
The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS
VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the
shown response options are only the typical responses; application-specific procedures are allowed as
long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to
the SMBus specification.
Table 15.4. SMBus Status Decoding
1100
1110
Values Read
0
0
0
0
0
0
X
0
1
Current SMbus State
was transmitted; NACK received.
A master START was generated.
was transmitted; ACK received.
A master data or address byte
A master data or address byte
C8051F330/1, C8051F330D
Rev. 1.2
Typical Response Options
End transfer with STOP and
ing new data to SMB0DAT).
Mode (clear SI without writ-
Load slave address + R/W
Set STA to restart transfer.
Switch to Master Receiver
Load next data byte into
End transfer with STOP.
Send repeated START.
start another transfer.
into SMB0DAT.
Abort transfer.
SMB0DAT.
0
1
0
0
0
1
1
0
Written
Values
0
0
1
0
1
1
0
0
141
X
X
X
X
X
X
X
X

Related parts for C8051F330