MCIMX31LVKN5 Freescale Semiconductor, MCIMX31LVKN5 Datasheet - Page 33

IC MPU MAP I.MX31L 457-MAPBGA

MCIMX31LVKN5

Manufacturer Part Number
MCIMX31LVKN5
Description
IC MPU MAP I.MX31L 457-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX31r
Datasheet

Specifications of MCIMX31LVKN5

Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, ATA, EBI/EMI, FIR, I²C, MMC/SD, PCMCIA, SIM, SPI, SSI, UART/USART, USB, USB OTG
Peripherals
DMA, LCD, POR, PWM, WDT
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.22 V ~ 3.3 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
457-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LVKN5
Manufacturer:
ADI
Quantity:
9 710
Part Number:
MCIMX31LVKN5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
748
Part Number:
MCIMX31LVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LVKN5R2
Manufacturer:
IBM
Quantity:
284
Part Number:
MCIMX31LVKN5R2
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
1
2. Make ton and toff big enough to avoid bus contention
There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last
active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.
Parameter
tdzfs
tzah
ATA
tack
tenv
tcyc
tcvh
tmli
tds
tdh
trp
Parameter
Figure
Figure
Figure 17
from
tmli1
tdzfs
tdh1
tack
tenv
tds1
tx1
tzah
tcvh
tc1
ton
toff
trp
Figure 17. UDMA In Device Terminates Transfer Timing Diagram
1
15,
16,
tds – (tskew3) – ti_ds > 0
(tcyc – tskew) > T
trp (min) = time_rp * T – (tskew1 + tskew2 + tskew6)
tmli1 (min) = (time_mlix + 0.4) * T
tack (min) = (time_ack * T) – (tskew1 + tskew2)
tenv (min) = (time_env * T) – (tskew1 + tskew2)
tenv (max) = (time_env * T) + (tskew1 + tskew2)
tdh – (tskew3) – ti_dh > 0
(time_rp * T) – (tco + tsu + 3T + 2 *tbuf + 2*tcable2) > trfs (drive)
tzah (min) = (time_zah + 0.4) * T
tdzfs = (time_dzfs * T) – (tskew1 + tskew2)
tcvh = (time_cvh *T) – (tskew1 + tskew2)
ton = time_on * T – tskew1
toff = time_off * T – tskew1
Table 28. UDMA In Burst Timing Parameters
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
Description
Electrical Characteristics
should be low enough
Controlling Variable
tskew3, ti_ds, ti_dh
T big enough
time_mlix
time_dzfs
time_ack
time_env
time_zah
time_cvh
time_rp
time_rp
33

Related parts for MCIMX31LVKN5