DK-DEV-4SGX530N Altera, DK-DEV-4SGX530N Datasheet - Page 38
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
DK-DEV-4SGX530N
Manufacturer Part Number
DK-DEV-4SGX530N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IV GXr
Type
FPGAr
Datasheets
1.DK-DEV-4SGX530N.pdf
(57 pages)
2.DK-DEV-4SGX530N.pdf
(84 pages)
3.DK-DEV-4SGX530N.pdf
(1 pages)
Specifications of DK-DEV-4SGX530N
Contents
Board, Cable, Documentation, Power Supply
For Use With/related Products
Stratix® IV GX
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2714
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
6–14
Figure 6–7. The HSMC Tab
Stratix IV GX FPGA Development Kit User Guide
The HSMC Tab
1
Data Type
The Data type control specifies the type of data contained in the transactions. The
following data types are available for analysis:
■
■
■
The HSMC tab allows you to perform loopback tests on the HSMC A and HSMC B
ports.
You must have the loopback HSMC installed on the HSMC connector that you are
testing for this test to work correctly.
PRBS—Selects pseudo-random bit sequences.
Memory—Selects a generic data pattern stored in the on chip memory of the
Stratix IV GX device.
Math—Selects data generated from a simple math function within the FPGA
fabric.
Figure 6–7
shows the HSMC tab.
August 2010 Altera Corporation
Chapter 6: Board Test System
Using the Board Test System