A000046 Arduino, A000046 Datasheet - Page 218

• Manufacturer Part Number: A000046
• Description: MCU, MPU & DSP Development Tools Uno
• Manufacturer: Arduino
• Series: -r
• Type: MCUr

Specifications of A000046

• Processor To Be Evaluated: ATmega328
• Interface Type: USB, I2C, SPI
• Dimensions: 2.7 in x 2.1 in
• Operating Supply Voltage: 5 V
• Contents: Board
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: ATmega328

21.3.5
Figure 21-6. Typical Data Transmission
21.4
8161D–AVR–10/09
SDA
SCL
START
Multi-master Bus Systems, Arbitration and Synchronization
Combining Address and Data Packets into a Transmission
Addr MSB
1
2
Figure 21-5. Data Packet Format
A transmission basically consists of a START condition, a SLA+R/W, one or more data packets
and a STOP condition. An empty message, consisting of a START followed by a STOP condi-
tion, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement
handshaking between the Master and the Slave. The Slave can extend the SCL low period by
pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the
Slave, or the Slave needs extra time for processing between the data transmissions. The Slave
extending the SCL low period will not affect the SCL high period, which is determined by the
Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the
SCL duty cycle.
Figure 21-6
between the SLA+R/W and the STOP condition, depending on the software protocol imple-
mented by the application software.
The TWI protocol allows bus systems with several masters. Special concerns have been taken
in order to ensure that transmissions will proceed as normal, even if two or more masters initiate
a transmission at the same time. Two problems arise in multi-master systems:
• An algorithm must be implemented allowing only one of the masters to complete the
transmission. All other masters should cease transmission when they discover that they have
lost the selection process. This selection process is called arbitration. When a contending
master discovers that it has lost the arbitration process, it should immediately switch to Slave
mode to check whether it is being addressed by the winning master. The fact that multiple
Transmitter
Aggregate
SLA+R/W
SDA from
SDA from
SCL from
Receiver
Master
SDA
Addr LSB
SLA+R/W
7
shows a typical data transmission. Note that several data bytes can be transmitted
R/W
8
ACK
Data MSB
9
1
ATmega48PA/88PA/168PA/328P
2
Data MSB
1
Data Byte
7
2
Data Byte
Data LSB
8
7
ACK
9
Data LSB
8
ACK
STOP, REPEATED
9
START or Next
Data Byte
STOP
218