MPC8536BVTATH Freescale Semiconductor, MPC8536BVTATH Datasheet - Page 119

• Manufacturer Part Number: MPC8536BVTATH
• Description: Microprocessors (MPU) 8536 INDUSTRIAL 1250
• Manufacturer: Freescale Semiconductor

Specifications of MPC8536BVTATH

• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 1250 MHz
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Interface Type: I2C, SPI, UART
• Minimum Operating Temperature: 0 C
• Package / Case: FCPBGA-783
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

3.11
3.11.1
If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section. However,
the SerDes must always have power applied to its supply pins. There are several reserved pins that need to be either left floating
or connected to XGND. See SerDes1 in
The following pins must be left unconnected (float):
The following pins must be connected to XGND:
The POR configuration pin cfg_io_ports[0:2] on TSEC3_TXD[6:3] can be used to power down SerDes 1 block for power
saving. Note that both SVDD and XVDD must remain powered.
3.11.2
If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as
described in this section.
The following pins must be left unconnected (float) if not used:
Freescale Semiconductor
•
•
•
•
•
•
•
•
•
•
SD1_TX[7:4]
SD1_TX[7:4]
Reserved pins T22, T23
SD1_RX[7:4]
SD1_RX[7:4]
SD1_REF_CLK
SD1_REF_CLK
SD1_TX[7:4]
SD1_TX[7:4]
Reserved pins: T22, T23
Guidelines for High-Speed Interface Termination
SerDes1 Interface Entirely Unused
SerDes 1 Interface Partly Unused
MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 3
COP_CHKSTP_OUT
COP_HRESET
COP_SRESET
Figure 79. COP Connector Physical Pinout
Table 1Table 1
COP_TDO
COP_TMS
COP_TCK
COP_TDI
NC
13
15
11
for details.
1
1
3
5
7
9
No pin
KEY
10
12
16
2
4
6
8
NC
COP_TRST
COP_VDD_SENSE
COP_CHKSTP_IN
NC
NC
GND
Guidelines for High-Speed Interface Termination
119