C500LK009V1 Omron, C500LK009V1 Datasheet - Page 80

no-image

C500LK009V1

Manufacturer Part Number
C500LK009V1
Description
PC LINK UNIT
Manufacturer
Omron
Datasheet

Specifications of C500LK009V1

Leaded Process Compatible
No
Peak Reflow Compatible (260 C)
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Link Characteristics
5-10-3 Data Link I/O Response Time
System Configuration
Communications Cycle Time The communications cycle time is calculated in the manner described in 5-10-1
Input ON Delay
Output ON Delay
Node #1 PC Cycle Time
66
Program
executed
Note Data exchange is not synchronized with data link processing.
1 cycle
Program
executed
The timing relationship between program execution and the exchange of data
between the PC and the SYSMAC LINK Unit’s buffer memory is illustrated in the
diagram below.
The data link I/O response time is the time it takes for data to be transferred to
another node via the data link and output after it is input to the local node. In this
section, example calculations of the minimum and maximum data link I/O
response time are provided. The following system configuration is used in both
calculations (just one SYSMAC LINK Unit is mounted on each PC):
Cable type:
Maximum node number:
Number of Link Units
Number of LR words
Number of DM words
Maximum number of frames:
Number of polled units:
The data link I/O response time depends on the communications cycle time,
input ON delay, output ON delay, and the cycle times of the PCs involved. The
values are detailed below.
Data LInk Communications Cycle Time .
Communications cycle time =
62 × 85 ms + 10 × 654 ms + 4 × 750 ms + 8 × 56 ms + 24 × 10 ms + 1.322 ms
= 18.500 ms (19 ms after rounding)
The input ON delay is the time it takes for an input device to turn ON an input to
the PC after receiving an input signal. In this system the input ON delay is 1.5 ms.
The output ON delay is the time it takes for an output device to turn ON an output
signal after receiving an output from the PC. In this system the output ON delay
is 15 ms.
The cycle time of the PC at node #1 is 20 ms or 15 ms.
Unit 1
Input
SYSMAC LINK Unit
Input
. . . . . . . . . . . . . . . . .
PC
Program
executed
LR XXXX
Input on PC
of Unit 1
. . . . . . . . .
. . . . . . . .
. . . . . . . .
. . . . . . .
. . . . . .
. .
Coaxial
62
8
8 words/node
16 words/node
10
4
LR bit
Program
executed
Output on PC
of Unit 7
X
LR XXXX
SYSMAC LINK Unit
Data exchange
I/O refresh
PC
Output
X
Output
Section 5-10
X
Unit 7

Related parts for C500LK009V1