ADSP-21469KBCZ-3 Analog Devices Inc, ADSP-21469KBCZ-3 Datasheet - Page 14

• Manufacturer Part Number: ADSP-21469KBCZ-3
• Description: 400MHz SHARC Processor W/5 Mbits Ram
• Manufacturer: Analog Devices Inc
• Series: SHARC®r
• Type: Floating Pointr

Specifications of ADSP-21469KBCZ-3

• Interface: DAI, DPI, EBI/EMI, I²C, SCI, SPI, SSP, UART/USART
• Clock Rate: 400MHz
• Non-volatile Memory: External
• On-chip Ram: 5Mb
• Voltage - I/o: 3.30V
• Voltage - Core: 1.05V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 324-BGA, 324-CSP
• Package: 324CSP-BGA
• Numeric And Arithmetic Format: Floating-Point
• Maximum Speed: 400 MHz
• Ram Size: 640 KB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADSP-21469
Table 9. Pin Descriptions (Continued)
Name
DAI _P
DPI _P
LDAT0
LDAT1
LCLK0
LCLK1
LACK0
LACK1
THD_P
THD_M
MLBCLK
MLBDAT
MLBSIG
MLBDO
MLBSO
The following symbols appear in the Type column of
O/D = open-drain, and T = three-state, ipd = internal pull-down resistor, ipu = internal pull-up resistor.
The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels.
To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be
enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 k–63 k. The range
of an ipd resistor can be between 31 k–85 k.
In this table, the DDR2 pins are SSTL18 compliant. All other pins are LVTTL compliant.
14–1
7–0
7–0
20–1
1
1
1
1
1
Type
I/O/T (ipu)
I/O/T (ipu)
I/O/T (ipd)
I/O/T (ipd)
I/O/T (ipd)
I
O
I (ipd)
I/O/T (ipd) in 3 pin
mode. I/T (ipd) in 5
pin mode.
I/O/T (ipd) in 3 pin
mode.
mode.
O/T (ipd)
O/T (ipd)
I/T(ipd) in 5 pin
State During/
After Reset
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
Rev. 0 | Page 14 of 72 | June 2010
Table
Description
Digital Applications Interface. These pins provide the physical interface to the DAI
SRU. The DAI SRU configuration registers define the combination of on-chip audio-
centric peripheral inputs or outputs connected to the pin and to the pin’s output
enable. The configuration registers of these peripherals then determine the exact
behavior of the pin. Any input or output signal present in the DAI SRU may be routed
to any of these pins. The DAI SRU provides the connection from the serial ports, the
S/PDIF module, input data ports (2), and the precision clock generators (4), to the
DAI_P20–1 pins.
Digital Peripheral Interface. These pins provide the physical interface to the DPI
SRU. The DPI SRU configuration registers define the combination of on-chip
peripheral inputs or outputs connected to the pin and to the pin’s output enable. The
configuration registers of these peripherals then determines the exact behavior of
the pin. Any input or output signal present in the DPI SRU may be routed to any of
these pins. The DPI SRU provides the connection from the timers (2), SPIs (2), UART
(1), flags (12), and general-purpose I/O (9) to the DPI_P14–1 pins.
Link Port Data (Link Ports 0–1). When configured as a transmitter, the port drives
both the data lines.
Link Port Clock (Link Ports 0–1). Allows asynchronous data transfers. When
configured as a transmitter, the port drives LCLKx lines. An external 25 k pull-down
resistor is required for the proper operation of this pin.
Link Port Acknowledge (Link Port 0–1). Provides handshaking. When the link ports
are configured as a receiver, the port drives the LACKx line. An external 25 k pull-
down resistor is required for the proper operation of this pin.
Thermal Diode Anode. If unused, can be left floating.
Thermal Diode Cathode. If unused, can be left floating.
Media Local Bus Clock. This clock is generated by the MLB controller that is synchro-
nized to the MOST network and provides the timing for the entire MLB interface.
49.152 MHz at Fs = 48 kHz. If unused, can be left floating.
Media Local Bus Data. The MLBDAT line is driven by the transmitting MLB device
and is received by all other MLB devices including the MLB controller. The MLBDAT
line carries the actual data. In 5-pin MLB mode, this pin is an input only. If unused,
can be left floating.
Media Local Bus Signal. This is a multiplexed signal which carries the Channel/
Address generated by the MLB Controller, as well as the Command and RxStatus
bytes from MLB devices. In 5-pin mode, this pin is an input only. If unused, can be left
floating.
Media Local Bus Data Output (in 5 pin mode). This pin is used only in 5-pin MLB
mode. This serves as the output data pin in 5-pin mode. If unused, can be left floating.
Media Local Bus Signal Output (in 5 pin mode). This pin is used only in 5-pin MLB
mode. This serves as the output signal pin in 5-pin mode. If unused, can be left
floating.
9: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive,