ADSP-21469KBCZ-3 Analog Devices Inc, ADSP-21469KBCZ-3 Datasheet - Page 7

• Manufacturer Part Number: ADSP-21469KBCZ-3
• Description: 400MHz SHARC Processor W/5 Mbits Ram
• Manufacturer: Analog Devices Inc
• Series: SHARC®r
• Type: Floating Pointr

Specifications of ADSP-21469KBCZ-3

• Interface: DAI, DPI, EBI/EMI, I²C, SCI, SPI, SSP, UART/USART
• Clock Rate: 400MHz
• Non-volatile Memory: External
• On-chip Ram: 5Mb
• Voltage - I/o: 3.30V
• Voltage - Core: 1.05V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 324-BGA, 324-CSP
• Package: 324CSP-BGA
• Numeric And Arithmetic Format: Floating-Point
• Maximum Speed: 400 MHz
• Ram Size: 640 KB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

FAMILY PERIPHERAL ARCHITECTURE
The ADSP-21469 family contains a rich set of peripherals that
support a wide variety of applications including high quality
audio, medical imaging, communications, military, test equip-
ment, 3D graphics, speech recognition, motor control, imaging,
and other applications.
External Port
The external port interface supports access to the external mem-
ory through core and DMA accesses. The external memory
address space is divided into four banks. Any bank can be pro-
grammed as either asynchronous or synchronous memory. The
external ports are comprised of the following modules.
External Memory
The external port on the processor provides a high perfor-
mance, glueless interface to a wide variety of industry-standard
memory devices. The external port may be used to interface to
synchronous and/or asynchronous memory devices through the
use of its separate internal DDR2 memory controller. The 16-bit
DDR2 DRAM controller connects to industry-standard syn-
chronous DRAM devices, while the second 8-bit asynchronous
memory controller is intended to interface to a variety of mem-
ory devices. Four memory select pins enable up to four separate
devices to coexist, supporting any desired combination of syn-
chronous and asynchronous device types. Non-DDR2 DRAM
external memory address space is shown in
Table 4. External Memory for Non-DDR2 DRAM Addresses
SIMD Access to External Memory
The DDR2 controller on the ADSP-21469 processor supports
SIMD access on the 64-bit EPD (external port data bus) which
allows to access the complementary registers on the PEy unit in
the normal word space (NW). This improves performance since
there is no need to explicitly load the complimentary registers as
in SISD mode.
Bank
Bank 0
Bank 1
Bank 2
Bank 3
• An Asynchronous Memory Interface which communicates
• A DDR2 DRAM controller. External memory devices up to
• Arbitration Logic to coordinate core and DMA transfers
with SRAM, Flash, and other devices that meet the stan-
dard asynchronous SRAM access protocol. The AMI
supports 2M words of external memory in bank 0 and 4M
words of external memory in bank 1, bank 2, and bank 3.
2 Gbits in size can be supported.
between internal and external memory over the external
port.
Size in
Words
2M
4M
4M
4M
Address Range
0x0020 0000 – 0x003F FFFF
0x0400 0000 – 0x043F FFFF
0x0800 0000 – 0x083F FFFF
0x0C00 0000 – 0x0C3F FFFF
Table
4.
Rev. 0 | Page 7 of 72 | June 2010
VISA and ISA Access to External Memory
The DDR2 controller on the ADSP-21469 processor supports
VISA code operation which reduces the memory load since the
VISA instructions are compressed. Moreover, bus fetching is
reduced because, in the best case, one 48-bit fetch contains three
valid instructions. Code execution from the traditional ISA
operation is also supported. Note that code execution is only
supported from bank 0 regardless of VISA/ISA.
the address ranges for instruction fetch in each mode.
Table 5. External Bank 0 Instruction Fetch
DDR2 Support
The ADSP-21469 supports a 16-bit DDR2 interface operating at
a maximum frequency of half the core clock. Execution from
external memory is supported. External memory devices up to
2 Gbits in size can be supported.
DDR2 DRAM Controller
The DDR2 DRAM controller provides a 16-bit interface to up to
four separate banks of industry-standard DDR2 DRAM devices.
Fully compliant with the DDR2 DRAM standard, each bank can
have its own memory select line (DDR2_CS3 – DDR2_CS0),
and can be configured to contain between 32M bytes and
256M bytes of memory. DDR2 DRAM external memory
address space is shown in
A set of programmable timing parameters is available to config-
ure the DDR2 DRAM banks to support memory devices.
Table 6. External Memory for DDR2 DRAM Addresses
Note that the external memory bank addresses shown are for
normal-word (32-bit) accesses. If 48-bit instructions, as well as
32-bit data, are both placed in the same external memory bank,
care must be taken while mapping them to avoid overlap.
Asynchronous Memory Controller
The asynchronous memory controller provides a configurable
interface for up to four separate banks of memory or I/O
devices. Each bank can be independently programmed with dif-
ferent timing parameters, enabling connection to a wide variety
Access Type
ISA (NW)
VISA (SW)
Bank
Bank 0
Bank 1
Bank 2
Bank 3
64M
Size in
Words
4M
10M
Size in
Words
62M
64M
64M
Table
Address Range
0x0020 0000 - 0x005F FFFF
0x0060 0000 – 0x00FF FFFF
Address Range
0x0020 0000 – 0x03FF FFFF
0x0400 0000 – 0x07FF FFFF
0x0800 0000 – 0x0BFF FFFF
0x0C00 0000 – 0x0FFF FFFF
6.
ADSP-21469
Table 5
shows