ADUC7032BSTZ-88-RL Analog Devices Inc, ADUC7032BSTZ-88-RL Datasheet - Page 31

• Manufacturer Part Number: ADUC7032BSTZ-88-RL
• Description: Flash 96k ARM7 TRIPLE 16-Bit ADC LIN IC.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7032BSTZ-88-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

FLASH/EE MEMORY RELIABILITY
The Flash/EE memory array on the part is fully qualified for
two key Flash/EE memory characteristics: Flash/EE memory
cycling endurance and Flash/EE memory data retention.
Endurance quantifies the ability of the Flash/EE memory to be
cycled through many program, read, and erase cycles. A single
endurance cycle is composed of four independent, sequential
events, defined as follows:
1.
2.
3.
4.
In reliability qualification, every halfword (16-bits wide)
location of the three pages (top, middle, and bottom) in the
Flash/EE memory is cycled 10,000 times from 0x0000 to 0xFFFF.
As shown in Table 1, the Flash/EE memory endurance qualifica-
tion of the parts is carried out in accordance with JEDEC
Retention Lifetime Specification A117. The results allow the
specification of a minimum endurance figure over supply and
temperature of 10,000 cycles.
Retention quantifies the ability of the Flash/EE memory to
retain its programmed data over time. Again, the parts are
qualified in accordance with the formal JEDEC Retention
Lifetime Specification A117 at a specific junction temperature
(T
memory is cycled to its specified endurance limit, described
previously, before data retention is characterized. This means
that the Flash/EE memory is guaranteed to retain its data for its
fully specified retention lifetime every time the Flash/EE memory
is reprogrammed. Also, note that retention lifetime, based on
an activation energy of 0.6 eV, derates with TJ, as shown in
Figure 12.
J
= 85°C). As part of this qualification procedure, the Flash/EE
Initial page erase sequence
Read/verify sequence
Byte program sequence
Second read/verify sequence
600
450
300
150
0
30
Figure 12. Flash/EE Memory Data Retention
40
JUNCTION TEMPERATURE (°C)
55
70
85
100
125
135
150
Rev. A | Page 31 of 120
CODE EXECUTION TIME FROM SRAM AND FLASH/EE
This section describes SRAM and Flash/EE memory access times
during execution for applications where execution time is critical.
Execution from SRAM
Fetching instructions from SRAM takes one clock cycle.
However, if the instruction involves reading or writing data to
memory, one or two extra cycles must be added. If the data is in
SRAM, one extra cycle is needed. If the data is in Flash/EE, two
extra cycles are needed to get the 32-bit data from Flash/EE.
A control flow instruction (for example, a branch instruction)
takes one cycle to fetch and two cycles to fill the pipeline with the
new instructions.
Execution from Flash/EE
In Thumb mode, where instructions are 16 bits, one cycle is
needed to fetch any instruction.
In ARM mode, with CD = 0, two cycles are needed to fetch the
32-bit instructions. With CD > 0, no extra cycles are required
for the fetch because the Flash/EE memory continues to be
clocked at full speed. In addition, some dead time is needed
before accessing data for any value of CD bits.
Timing is identical in both modes when executing instructions
that involve using the Flash/EE for data memory. If the instruction
to be executed is a control flow instruction, an extra cycle is
needed to decode the new address of the program counter, and
then four cycles are needed to fill the pipeline if CD = 0.
A data processing instruction involving only the core register
does not require any extra clock cycles. Data transfer instructions
are more complex and are summarized in Table 19.
Table 19. Typical Execution Cycles in ARM/Thumb Mode
Instruction
LD
LDH
LDM/POP
STR
STRH
STM/PUSH
With 1 < N ≤ 16, N is the number of registers to load or store in
the multiple load/store instruction.
By default, Flash/EE code execution is suspended during any
Flash/EE erase or write cycle. A page (512 bytes) erase cycle
takes 20 ms, and a write (16 bits) word command takes 50 μs.
However, the Flash/EE memory controller allows erase/write
cycles to be aborted if the ARM core receives an enabled interrupt
during the current Flash/EE erase/write cycle. The ARM7 can,
therefore, immediately service the interrupt and then return to
repeat the Flash/EE command. The abort operation typically
takes 10 clock cycles. If the abort operation is not feasible, it is
possible to run Flash/EE memory programming code and the
relevant interrupt routines from SRAM, allowing the core to
service the interrupt immediately.
Fetch Cycle
2/1
2/1
2/1
2/1
2/1
2/1
Dead Time
1
1
N
1
1
N
ADuC7032-8L
Data Access
2 × 50 μs
50 μs
2 × N × 50 μs
2
1
2 × N