C8051F340-GQR Silicon Laboratories Inc, C8051F340-GQR Datasheet - Page 176

• Manufacturer Part Number: C8051F340-GQR
• Description: MCU 8-Bit C8051F34x 8051 CISC 64KB Flash 3.3V/5V 48-Pin TQFP T/R
• Manufacturer: Silicon Laboratories Inc

Specifications of C8051F340-GQR

• Package: 48TQFP
• Device Core: 8051
• Family Name: C8051F34x
• Maximum Speed: 48 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 40
• Interface Type: I2C/SMBus/SPI/UART/USB
• On-chip Adc: 17-chx10-bit
• Number Of Timers: 4
• Ram Size: 4.25 KB
• Program Memory Size: 64 KB
• Program Memory Type: Flash
• Operating Temperature: -40 to 85 °C

C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
16.9. The Serial Interface Engine
The Serial Interface Engine (SIE) performs all low level USB protocol tasks, interrupting the processor
when data has successfully been transmitted or received. When receiving data, the SIE will interrupt the
processor when a complete data packet has been received; appropriate handshaking signals are automat-
ically generated by the SIE. When transmitting data, the SIE will interrupt the processor when a complete
data packet has been transmitted and the appropriate handshake signal has been received.
The SIE will not interrupt the processor when corrupted/erroneous packets are received.
16.10. Endpoint0
Endpoint0 is managed through the USB register E0CSR (USB Register Definition 16.17). The INDEX reg-
ister must be loaded with 0x00 to access the E0CSR register.
An Endpoint0 interrupt is generated when:
176
Bits7–4: Unused. Read = 0000b; Write = don’t care.
Bit3:
Bit2:
Bit1:
Bit0:
R/W
Bit7
-
1. A data packet (OUT or SETUP) has been received and loaded into the Endpoint0 FIFO. The
2. An IN data packet has successfully been unloaded from the Endpoint0 FIFO and transmitted
3. An IN transaction is completed (this interrupt generated during the status stage of the transac-
4. Hardware sets the STSTL bit (E0CSR.2) after a control transaction ended due to a protocol
5. Hardware sets the SUEND bit (E0CSR.4) because a control transfer ended before firmware
USB Register Definition 16.16. CMIE: USB0 Common Interrupt Enable
SOFE: Start of Frame Interrupt Enable
0: SOF interrupt disabled.
1: SOF interrupt enabled.
RSTINTE: Reset Interrupt Enable
0: Reset interrupt disabled.
1: Reset interrupt enabled.
RSUINTE: Resume Interrupt Enable
0: Resume interrupt disabled.
1: Resume interrupt enabled.
SUSINTE: Suspend Interrupt Enable
0: Suspend interrupt disabled.
1: Suspend interrupt enabled.
OPRDY bit (E0CSR.0) is set to ‘1’ by hardware.
to the host; INPRDY is reset to ‘0’ by hardware.
tion).
violation.
sets the DATAEND bit (E0CSR.3).
R/W
Bit6
-
R/W
Bit5
-
R/W
Bit4
-
Rev. 1.3
SOFE
R/W
Bit3
RSTINTE RSUINTE SUSINTE 00000110
R/W
Bit2
R/W
Bit1
R/W
Bit0
USB Address:
Reset Value
0x0B