C8051F340-GQR Silicon Laboratories Inc, C8051F340-GQR Datasheet - Page 186

no-image

C8051F340-GQR

Manufacturer Part Number
C8051F340-GQR
Description
MCU 8-Bit C8051F34x 8051 CISC 64KB Flash 3.3V/5V 48-Pin TQFP T/R
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of C8051F340-GQR

Package
48TQFP
Device Core
8051
Family Name
C8051F34x
Maximum Speed
48 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
40
Interface Type
I2C/SMBus/SPI/UART/USB
On-chip Adc
17-chx10-bit
Number Of Timers
4
Ram Size
4.25 KB
Program Memory Size
64 KB
Program Memory Type
Flash
Operating Temperature
-40 to 85 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F340-GQR
Manufacturer:
SILICON
Quantity:
3 870
Part Number:
C8051F340-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F340-GQR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F340-GQR
0
C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
186
USB Register Definition 16.22. EOUTCSRH: USB0 OUT Endpoint Control High Byte
Bit7:
Bit6:
Bits5–0: Unused. Read = 000000b; Write = don’t care.
Bits7–0: EOCL: OUT Endpoint Count Low Byte
Bits7–2: Unused. Read = 00000. Write = don’t care.
Bits1–0: EOCH: OUT Endpoint Count High Byte
DBOEN
USB Register Definition 16.24. EOUTCNTH: USB0 OUT Endpoint Count High
USB Register Definition 16.23. EOUTCNTL: USB0 OUT Endpoint Count Low
R/W
Bit7
Bit7
Bit7
R
R
-
DBOEN: Double-buffer Enable
0: Double-buffering disabled for the selected OUT endpoint.
1: Double-buffering enabled for the selected OUT endpoint.
ISO: Isochronous Transfer Enable
This bit enables/disables isochronous transfers on the current endpoint.
0: Endpoint configured for bulk/interrupt transfers.
1: Endpoint configured for isochronous transfers.
EOCL holds the lower 8-bits of the 10-bit number of data bytes in the last received packet in
the current OUT endpoint FIFO. This number is only valid while OPRDY = ‘1’.
EOCH holds the upper 2-bits of the 10-bit number of data bytes in the last received packet in
the current OUT endpoint FIFO. This number is only valid while OPRDY = ‘1’.
ISO
R/W
Bit6
Bit6
Bit6
R
R
-
R/W
Bit5
Bit5
Bit5
R
R
-
-
R/W
Bit4
Bit4
Bit4
R
R
-
-
EOCL
Rev. 1.3
Bit3
Bit3
Bit3
R
R
R
-
-
Bit2
Bit2
Bit2
R
R
R
-
-
Bit1
Bit1
Bit1
R
R
R
-
E0CH
Bit0
Bit0
Bit0
R
R
R
-
USB Address:
USB Address:
USB Address:
00000000
00000000
00000000
Reset Value
Reset Value
Reset Value
0x15
0x17
0x16

Related parts for C8051F340-GQR