DEMO9S08LIN Freescale, DEMO9S08LIN Datasheet - Page 199

no-image

DEMO9S08LIN

Manufacturer Part Number
DEMO9S08LIN
Description
Manufacturer
Freescale
Datasheet

Specifications of DEMO9S08LIN

Lead Free Status / RoHS Status
Compliant
11.1.1
The TPM has the following features:
11.1.2
Figure 11-2
numbers of channels.
Freescale Semiconductor
Each TPM may be configured for buffered, center-aligned pulse-width modulation (CPWM) on all
channels
Clock sources independently selectable per TPM (multiple TPMs device)
Selectable clock sources (device dependent): bus clock, fixed system clock, external pin
Clock prescaler taps for divide by 1, 2, 4, 8, 16, 32, 64, or 128
16-bit free-running or up/down (CPWM) count operation
16-bit modulus register to control counter range
Timer system enable
One interrupt per channel plus a terminal count interrupt for each TPM module (multiple TPMs
device)
Channel features:
— Each channel may be input capture, output compare, or buffered edge-aligned PWM
— Rising-edge, falling-edge, or any-edge input capture trigger
— Set, clear, or toggle output compare action
— Selectable polarity on PWM outputs
Features
Block Diagram
shows the structure of a TPM. Some MCUs include more than one TPM, with various
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
Chapter 11 Timer/Pulse-Width Modulator (S08TPMV2)
199