DEMO9S08LIN Freescale, DEMO9S08LIN Datasheet - Page 33

no-image

DEMO9S08LIN

Manufacturer Part Number
DEMO9S08LIN
Description
Manufacturer
Freescale
Datasheet

Specifications of DEMO9S08LIN

Lead Free Status / RoHS Status
Compliant
Chapter 3
Modes of Operation
3.1
The operating modes of the MC9S08LC60 Series are described in this section. Entry into each mode, exit
from each mode, and functionality while in each of the modes are described.
3.2
3.3
Run is the normal operating mode for the MC9S08LC60 Series. This mode is selected upon the MCU
exiting reset if the BKGD/MS pin is high. In this mode, the CPU executes code from internal memory with
execution beginning at the address fetched from memory at 0xFFFE:0xFFFF after reset.
3.4
The active background mode functions are managed through the background debug controller (BDC) in
the HCS08 core. The BDC, together with the on-chip debug module (DBG), provides the means for
analyzing MCU operation during software development.
Active background mode is entered in any of five ways:
Freescale Semiconductor
Active background mode for code development
Wait mode:
— CPU halts operation to conserve power
— System clocks running
— Full voltage regulation is maintained
Stop modes:
— CPU and bus clocks stopped
— Stop1: Full power-down of internal circuits for maximum power savings
— Stop2: Partial power-down of internal circuits, RAM contents retained
— Stop3: All internal circuits powered for fast recovery; RAM and register contents are retained;
When the BKGD/MS pin is low at the time the MCU exits reset
When a BACKGROUND command is received through the BKGD pin
When a BGND instruction is executed
When encountering a BDC breakpoint
When encountering a DBG breakpoint
Introduction
Features
Run Mode
Active Background Mode
LCD module can be configured to remain operational
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
33