PIC32MX210F016B-I/SO Microchip Technology, PIC32MX210F016B-I/SO Datasheet - Page 36

• Manufacturer Part Number: PIC32MX210F016B-I/SO
• Description: PIC32, 16KB Flash, 4KB RAM, 40 MHz, USB, CTMU, 4 DMA 28 SOIC .300in TUBE
• Manufacturer: Microchip Technology

supports slowing or Halting the clocks, which reduces
PIC32MX1XX/2XX
Coprocessor 0 also contains the logic for identifying
and managing exceptions. Exceptions can be caused
by a variety of sources, including alignment errors in
data, external events or program errors.
the exception types in order of priority.
TABLE 3-3:
3.3
The MIPS
power management features, including low-power
design, active power management and power-down
modes of operation. The core is a static design that
system power consumption during Idle periods.
3.3.1
The mechanism for invoking Power-Down mode is
through execution of the WAIT instruction. For more
information on power management, see
“Power-Saving
DS61168D-page 36
Reset
DSS
DINT
NMI
Interrupt
DIB
AdEL
IBE
DBp
Sys
Bp
RI
CpU
CEU
Ov
Tr
DDBL/DDBS
AdEL
AdES
DBE
DDBL
Exception
Power Management
®
INSTRUCTION-CONTROLLED
POWER MANAGEMENT
M4K
Features”.
®
Assertion MCLR or a Power-on Reset (POR).
EJTAG debug single step.
EJTAG debug interrupt. Caused by the assertion of the external EJ_DINT input or by setting the
EjtagBrk bit in the ECR register.
Assertion of NMI signal.
Assertion of unmasked hardware or software interrupt signal.
EJTAG debug hardware instruction break matched.
Fetch address alignment error.
Fetch reference to protected address.
Instruction fetch bus error.
EJTAG breakpoint (execution of SDBBP instruction).
Execution of SYSCALL instruction.
Execution of BREAK instruction.
Execution of a reserved instruction.
Execution of a coprocessor instruction for a coprocessor that is not enabled.
Execution of a CorExtend instruction when CorExtend is not enabled.
Execution of an arithmetic instruction that overflowed.
Execution of a trap (when trap condition is true).
EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
Load address alignment error.
Load reference to protected address.
Store address alignment error.
Store to protected address.
Load or store bus error.
EJTAG data hardware breakpoint matched in load data compare.
MIPS32
processor core offers a number of
®
M4K
®
PROCESSOR CORE EXCEPTION TYPES
Table 3-3
Section 25.0
lists
Preliminary
Description
3.4
The MIPS
Enhanced JTAG (EJTAG) interface for use in the soft-
ware debug of application and kernel code. In addition
to standard User mode and Kernel modes of operation,
the M4K
after a debug exception (derived from a hardware
breakpoint, single-step exception, etc.) is taken and
continues until a Debug Exception Return (DERET)
instruction is executed. During this time, the processor
executes the debug exception handler routine.
The EJTAG interface operates through the Test Access
Port (TAP), a serial communication port used for trans-
ferring test data in and out of the core. In addition to the
standard JTAG instructions, special instructions
defined in the EJTAG specification define which
registers are selected and how they are used.
®
EJTAG Debug Support
core provides a Debug mode that is entered
®
M4K
®
© 2011-2012 Microchip Technology Inc.
processor core provides for an