SI5317C-C-GMR Silicon Laboratories Inc, SI5317C-C-GMR Datasheet - Page 28

no-image

SI5317C-C-GMR

Manufacturer Part Number
SI5317C-C-GMR
Description
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of SI5317C-C-GMR

Lead Free Status / RoHS Status
Supplier Unconfirmed
Si5317
+
SFOUT[1:0] = ML (Output disable)
100
100
CKOUT
Output from
DSPLL
Figure 13. Disable CKOUT Structure
The SFOUT [1:0] pins can also be used to disable both outputs. Disabling the output puts the CKOUT+ and
CKOUT– pins in a high-impedance state relative to V
(common mode tri-state) while the two outputs remain
DD
connected to each other through a 200  on-chip resistance (differential impedance of 200 ). The maximum
amount of internal circuitry is powered down, minimizing power consumption and noise generation (see Figure 13).
Recovery from the disable mode requires additional time as specified in Table 4, “AC Characteristics”.
28
Rev. 1.0

Related parts for SI5317C-C-GMR