BBT3821-JH Intersil, BBT3821-JH Datasheet - Page 54

• Manufacturer Part Number: BBT3821-JH
• Description: IC RE-TIMER OCTAL 192-BGA
• Manufacturer: Intersil
• Type: Clock and Data Recovery (CDR)r

Specifications of BBT3821-JH

• Input: Differential
• Output: CML
• Frequency - Max: 3.1875GHz
• Voltage - Supply: 1.425 V ~ 1.575 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 192-EBGA
• Frequency-max: 3.1875GHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

under these circumstances, greatly exceeding the elasticity
FIFO’s range, unless the clocks were synchronized. The
CJPAT and CRPAT patterns are those defined by IEEE
802.3ae-2002 Annex 48.
Either the BIST_EN bit (see Table 72 or the BIST_ENA pin
(see Table 99 on Page 56) will cause the Serial Transmitter
selected by the BIST_DIR bit to put out the pattern selected
by the BIST_PAT bits (see Table 72). The BIST_DET bit will
enable the Serial Receiver selected by the BIST_SRC bit to
search its incoming bit stream for the pattern (separately)
selected by the BIST_CHK bits (see Table 72). Once the
comma group or IPG has set the byte alignment, the BIST
error detector will be enabled, and the decoded pattern will
be then be checked. Any bit error will set the error detector
for the corresponding lane, and increment the
BIST_ERR_CNT counters (see Table 73). These detectors
may be monitored via the MF[3:0] pins (see Table 99) and
both they and the counters may be read via the MDIO
system (see Table 81).
TXPn P/N
Egress
RXPnP/N
Ingress
Loopback
(4.0.14 &
PHY XS
4.C004)
(Serial)
Equalizer
Detect
Signal
Vendor
3.C003
CDR
REG
Device Address 4 PHY XGXS
HF, LF, MixedF
Generator
Encoder,
54
Generator
8B/10B
AKR
CRPAT, CJPAT,
Generater
PRBS23
Decoder
10B/8B
FIGURE 6. BLOCK DIAGRAM OF BIST OPERATION
TXFIFO &
Error and
Orderset
Detector
IEEE REG
4.25
= PHY XS
Loopback
4.C004 &
RX FIFO
Deskew
~3.0.14)
PCS //
BBT3821
The separate setup for BIST generation and checking
means that two BBT3821s may be tested with a different
pattern in each direction on the link between them.
The signal flows provided for these BIST patterns are shown
in Figure 6. The generator output may be injected (in place
of the ‘normal’ signal flow) into the AKR Randomizer in either
the PCS or PHY XS, as controlled by the "BIST CONTROL
REGISTER" (see Table 72). The signal may be looped back
using the PMA or PHY XS loopbacks (respectively), and
checked at the output of the respective Elastic FIFO, or
continue on to the other loopback, and checked at the output
of the other Elastic FIFO. The internal loopback(s) may be
replaced by external loopbacks, and in each ‘full loop’ case
this will test virtually the complete device; if both possible full
loops are checked, both complete signal paths are tested.
Note that if any external loopback changes the clock
domain, the full ‘PRBS23’ pattern cannot be checked.
RX FIFO
Deskew
PCS // Network
Loopback (3.C004)
IEEE REG
TXFIFO &
Error and
Orderset
Detector
3.25
Device Address 3 PCS
CRPAT, CJPAT,
PRBS23
Checker
Decoder
10B/8B
HF, LF, MixedF
Generator
Generator
Encoder,
8B/10B
AKR
Vendor
3.C003
REG
CDR
PMA
Loopback
(1.0.14 &
1.C004)
Equalizer
Egress
Signal
Detect
Ingress
TCXn P/N
RCXn P/N