ISL12023IVZ Intersil, ISL12023IVZ Datasheet
ISL12023IVZ
Specifications of ISL12023IVZ
Available stocks
Related parts for ISL12023IVZ
ISL12023IVZ Summary of contents
Page 1
... All other trademarks mentioned are the property of their respective owners. ISL12023 FN6682.2 = 1.8V BAT and Last V DD BAT BAT , IRQ, and LVRST Outputs OUT Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2008, 2009. All Rights Reserved ...
Page 2
... PART NUMBER PART (Note) MARKING ISL12023IVZ* 12023 IVZ *Add “-T” suffix for tape and reel. Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...
Page 3
... Temp Temperature Sensor Accuracy IRQ, LVRST, F OUT V Output Low Voltage OL 3 ISL12023 Thermal Information Thermal Resistance (Typical, Note TSSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C + 0.3V Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below DD http://www.intersil.com/pbfree/Pb-FreeReflow.asp Test Conditions +2.7V to +5.5V CONDITIONS (Note 11) (Note 11 not Active) ...
Page 4
Power-Down Timing Test Conditions: V SYMBOL PARAMETER V V Negative Slew Rate DD SR Interface Specifications Test Conditions: V SYMBOL PARAMETER V SDA and SCL Input Buffer LOW IL Voltage V SDA and SCL Input Buffer ...
Page 5
I C Interface Specifications Test Conditions: V SYMBOL PARAMETER t STOP Condition Hold Time HD:STO t Output Data Hold Time DH t SDA and SCL Rise Time R t SDA and SCL Fall Time F Cb Capacitive Loading of ...
Page 6
SDA vs SCL Timing t F SCL t SU:STA t HD:STA SDA (INPUT TIMING) SDA (OUTPUT TIMING) EQUIVALENT AC OUTPUT LOAD CIRCUIT FOR V 5.0V 1533Ω SDA, IRQ AND FOUT 100pF FIGURE 1. STANDARD OUTPUT LOAD FOR TESTING THE DEVICE ...
Page 7
Typical Performance Curves 1050 1000 950 900 850 800 1.8 2.3 2.8 3.3 3.8 V VOLTAGE (V) BAT FIGURE BAT 5.5V BAT 3. -40 -20 0 ...
Page 8
Typical Performance Curves 110 100 -40 - TEMPERATURE (°C) FIGURE 8. I WITH TSE = 1 vs TEMPERATURE DD General Description The ISL12023 device ...
Page 9
... Power Control Operation The power control circuit accepts Many types of batteries can be used with Intersil RTC products. For example, 3.0V or 3.6V Lithium batteries are appropriate, and battery sizes are available that can power the ISL12023 for years. Another option is to use a super capacitor for applications where month. See the “ ...
Page 10
The device Time Stamps the switchover from V and and the time is stored in t BAT DD registers respectively. If multiple V DD sequences occur before status is read, the earliest V V power-down time ...
Page 11
General Purpose User SRAM The ISL12023 provides 128 bytes of user SRAM. The SRAM will continue to operate in battery-backup mode. However should be noted that the I C bus is disabled in battery-backup mode ...
Page 12
REG ADDR. SECTION NAME 7 07h SR BUSY 08h INT ARST 09h PWR_VDD CLRTS 0Ah PWR_VBAT 0Bh ITRO IDTR01 CSR 0Ch ALPHA D 0Dh BETA TSE 0Eh FATR 0 0Fh FDTR 0 10h SCA0 ESCA0 11h MNA0 EMNA0 12h HRA0 ...
Page 13
Real Time Clock Registers Addresses [00h to 06h] RTC REGISTERS (SC, MN, HR, DT, MO, YR, DW) These registers depict BCD representations of the time. As such, SC (Seconds) and MN (Minutes) range from 0 to 59, HR (Hour) can ...
Page 14
Example - When the LBAT85 is Set To “1” In Battery Mode: The minute the register changes to 19h when the device is in battery mode, the LBAT85 is set to “1” the next time the device switches back to ...
Page 15
TABLE 5. FREQUENCY SELECTION OF F FREQUENCY, F UNITS FO3 FO2 OUT 1024 ...
Page 16
Initial AT and DT Setting Register (ITRO) These bits are used to trim the initial error (at room temperature) of the crystal. Both Digital Trimming (DT) and Analog Trimming (AT) methods are available. The digital trimming uses clock pulse skipping ...
Page 17
TABLE 12. IATRO TRIMMING RANGE (Continued) IATR05 IATR04 IATR03 IATR02 IATR01 IATR00 ALPHA Register (ALPHA) TABLE 13. ALPHA REGISTER ADDR ...
Page 18
BETA values are limited in the range from 01000 to 11111 as . shown in Table 16 To use Table 16, the device is tested at two AT settings as follows: BETA VALUES = (AT(max) - AT(min))/63, where: AT(max) = ...
Page 19
ALARM Registers (10h to 15h) The alarm register bytes are set up identical to the RTC register bytes, except that the MSB of each byte functions as an enable bit (enable = “1”). These enable bits specify which alarm registers ...
Page 20
Set CLRTS = 1 to clear this register (add 09h, PWR_V register). DD DST Control Registers (DSTCR) 8 bytes of control registers have been assigned for the Daylight Savings Time (DST) functions. DST beginning (set Forward) time ...
Page 21
DST Day/Week Reverse DstDwRv contains both the Day of the Week and the Week of the Month data for DST Reverse control. DST can be controlled either by actual date or by setting both the Week of the month and ...
Page 22
TABLE 24. XT0 VALUES XT<4:0> TURNOVER TEMPERATURE 01111 01110 01101 01100 01011 01010 01001 01000 00111 00110 00101 00100 00011 00010 00001 00000 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 ALPHA ...
Page 23
An acknowledge (ACK software convention used to indicate a successful data transfer. The transmitting device, either ...
Page 24
FIGURE 17. SLAVE ADDRESS, WORD ADDRESS, AND DATA BYTES After loading the entire Slave Address Byte from the ...
Page 25
Otherwise, the device may lose serial bus communications once V is powered up, and will return to normal operation DD ONLY once V and V are both powered down together. DD BAT V = 2.7V ISL12023 J DD BAT TO ...
Page 26
Where α is the temperature constant, with a typical value of 0.034 ppm/° the turnover temperature of the crystal, which is the 0 apex of the parabolic curve. If the two factors α and T known ...
Page 27
... For further information on the operation of the ISL12023 and temperature compensated RTC’s, see Intersil Application Note AN1389, “Using Intersil’s High Accuracy Real Time Clock Module”. http://www.intersil.com/data/an/AN1389.pdf Daylight Savings Time (DST) Example ...
Page 28
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...