GCIXP1240AC Intel, GCIXP1240AC Datasheet - Page 143

• Manufacturer Part Number: GCIXP1240AC
• Description: IC MPU NETWORK 232MHZ 432-BGA
• Manufacturer: Intel

Specifications of GCIXP1240AC

• Rohs Status: RoHS non-compliant
• Processor Type: Network
• Features: 32-bit StrongARM RISC Core
• Speed: 232MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 432-BGA
• Mounting: Surface Mount
• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Lead Free Status / Rohs Status: Not Compliant
• Other names: 837152

4.4
Datasheet
Figure 80. SDRAM Read-Modify-Write Cycle
Asynchronous Signal Timing Descriptions
RESET_IN_L Must remain asserted for 150 ms after VDD and VDDX are stable to properly reset the
RESET_OUT_LIs asserted for all types of reset (hard, watchdog, and software) and appears on the pin
GPIO[3:0]
TXD, RXD
Notes:
1. Parameters tRWT, tDPL, tDQZ, tRC, tRRD, tRCD, tRASmin, and tRP programmed into register SDRAM_MEMCTL1
2. CAS Latency value (CASL) = 3 programmed in SDRAM_MEMCTL0
SDCLK
RAS_L
CAS_L
MADR
MDAT
WE_L
DQM
IXP1240.
asynchronously to all clocks.
Are read and written under software control. When writing a value to these pins, the pins
transition approximately 20 ns after the write is performed. When reading these pins, the signal
is first synchronized to the internal clock and must be valid for at least 20 ns before it is visible
to a processor read.
Are asynchronous relative to any device outside the IXP1240.
command
Activate
tRCD
tRASmin
command
Read
DQM remains high
during modify
tDQZ
Intel
®
tRWT
command
IXP1240 Network Processor
Write
Precharge
command
tDPL
DQM remains high
until next read or
write command
A8627-01
143