DP83849CVS/NOPB National Semiconductor, DP83849CVS/NOPB Datasheet - Page 94

IC TXRX ETHERNET PHY DUAL 80TQFP

DP83849CVS/NOPB

Manufacturer Part Number
DP83849CVS/NOPB
Description
IC TXRX ETHERNET PHY DUAL 80TQFP
Manufacturer
National Semiconductor
Type
Transceiverr
Datasheets

Specifications of DP83849CVS/NOPB

Number Of Drivers/receivers
2/2
Protocol
Ethernet
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
80-TQFP, 80-VQFP
Data Rate
100Mbps
Supply Voltage Range
3V To 3.6V
Logic Case Style
TQFP
No. Of Pins
80
Operating Temperature Range
0°C To +70°C
Msl
MSL 3 - 168 Hours
Filter Terminals
SMD
Rohs Compliant
Yes
Data Rate Max
10Mbps
For Use With
DP83849CVS-EVK - BOARD EVALUATION DP83849CVS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
*DP83849CVS
*DP83849CVS/NOPB
DP83849CVS

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83849CVS/NOPB
Manufacturer:
NS
Quantity:
618
Part Number:
DP83849CVS/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
www.national.com
8.2.27 RMII Receive Timing
Note: Per the RMII Specification, output delays assume a 25pF load.
Note: CRS_DV is asserted asynchronously in order to minimize latency of control signals through the Phy. CRS_DV may
toggle synchronously at the end of the packet to indicate CRS deassertion.
Note: RX_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of
receive data.
Note: CRS ON delay is measured from the first bit of the JK symbol on the PMD Receive Pair to initial assertion of
CRS_DV.
Note: CRS_OFF delay is measured from the first bit of the TR symbol on the PMD Receive Pair to initial deassertion of
CRS_DV.
Note: Receive Latency is measured from the first bit of the symbol pair on the PMD Receive Pair. Typical values are with
the Elasticity Buffer set to the default value (01).
T2.27.1
T2.27.2
T2.27.3
T2.27.4
T2.27.5
Parameter
PMD Input Pair
RX_DV
CRS_DV
RXD[1:0]
RX_ER
X1
X1 Clock Period
RXD[1:0], CRS_DV, RX_DV
and RX_ER output delay from
X1 rising
CRS ON delay (100Mb)
CRS OFF delay (100Mb)
RXD[1:0] and RX_ER latency
(100Mb)
T2.27.3
IDLE
Description
(J/K)
T2.27.2
Data
50 MHz Reference Clock
100BASE-TX mode
100BASE-TX mode
100BASE-TX mode
T2.27.5
94
T2.27.2
Notes
T2.27.1
(TR)
T2.27.4
T2.27.2
Data
Min
2
T2.27.2
18.5
Typ
20
27
38
Max
14
Units
bits
bits
bits
ns
ns

Related parts for DP83849CVS/NOPB