PIC16F72-I/SP Microchip Technology Inc., PIC16F72-I/SP Datasheet - Page 17

no-image

PIC16F72-I/SP

Manufacturer Part Number
PIC16F72-I/SP
Description
28 PIN, 3.5 KB FLASH, 128 RAM, 22 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F72-I/SP

A/d Inputs
5-Channel, 8-Bit
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Input Output
22
Interface
I2C/SPI
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
3.5K Bytes
Ram Size
128 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F72-I/SP
Manufacturer:
ST
Quantity:
30
Part Number:
PIC16F72-I/SP
Manufacturer:
MIC40
Quantity:
55
Part Number:
PIC16F72-I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F72-I/SP
Quantity:
390
Part Number:
PIC16F72-I/SP
0
Part Number:
PIC16F72-I/SPC01
Manufacturer:
MIC
Quantity:
6 264
2.2.2.4
This register contains the individual enable bits for the
peripheral interrupts.
REGISTER 2-4:
 2002 Microchip Technology Inc.
Note:
bit 7
bit 6
bit 5-4
bit 3
bit 2
bit 1
bit 0
Bit PEIE (INTCON<6>) must be set to
enable any peripheral interrupt.
PIE1 Register
PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch)
bit 7
Unimplemented: Read as ‘0’
ADIE: A/D Converter Interrupt Enable bit
1 = Enables the A/D converter interrupt
0 = Disables the A/D converter interrupt
Unimplemented: Read as ‘0’
SSPIE: Synchronous Serial Port Interrupt Enable bit
1 = Enables the SSP interrupt
0 = Disables the SSP interrupt
CCP1IE: CCP1 Interrupt Enable bit
1 = Enables the CCP1 interrupt
0 = Disables the CCP1 interrupt
TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
1 = Enables the TMR2 to PR2 match interrupt
0 = Disables the TMR2 to PR2 match interrupt
TMR1IE: TMR1 Overflow Interrupt Enable bit
1 = Enables the TMR1 overflow interrupt
0 = Disables the TMR1 overflow interrupt
Legend:
R = Readable bit
- n = Value at POR
U-0
R/W-0
ADIE
U-0
W = Writable bit
‘1’ = Bit is set
U-0
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
SSPIE
R/W-0
CCP1IE
R/W-0
PIC16F72
x = Bit is unknown
TMR2IE
R/W-0
DS39597B-page 15
TMR1IE
R/W-0
bit 0

Related parts for PIC16F72-I/SP